5秒后页面跳转
CAT9954AHV4I-T2 PDF预览

CAT9954AHV4I-T2

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
CATALYST /
页数 文件大小 规格书
16页 267K
描述
8-bit I2C and SMBus I/O Port with Interrupt

CAT9954AHV4I-T2 数据手册

 浏览型号CAT9954AHV4I-T2的Datasheet PDF文件第7页浏览型号CAT9954AHV4I-T2的Datasheet PDF文件第8页浏览型号CAT9954AHV4I-T2的Datasheet PDF文件第9页浏览型号CAT9954AHV4I-T2的Datasheet PDF文件第11页浏览型号CAT9954AHV4I-T2的Datasheet PDF文件第12页浏览型号CAT9954AHV4I-T2的Datasheet PDF文件第13页 
CAT9554, CAT9554A  
The output port register sets the outgoing logic levels of  
the I/O ports, defined as outputs by the configuration  
register. Bit values in this register have no effect on I/O  
pins defined as inputs. Reads from the output port  
register reflect the value that is in the flip-flop controlling  
the output, not the actual I/O pin value.  
the corresponding port pin as an input with a high  
impedanceoutputdriver.Ifabitinthisregisteriscleared,  
the corresponding port pin is enabled as an output. At  
power-up, the I/Os are configured as inputs with a weak  
pull-up resistor to VCC  
.
Data is transmitted to the CAT9554/9554A registers  
using the write mode shown in Figure 9 and Figure 10.  
The polarity inversion register allows the user to invert  
the polarity of the input port register data. If a bit in this  
register is set (1) the corresponding input port data is  
inverted. If a bit in the polarity inversion register is  
cleared (0), the original input port polarity is retained.  
The CAT9554/9554A registers are read according to  
the timing diagrams shown in Figure 11 and Figure 12.  
Onceacommandbytehasbeensent, theregisterwhich  
was addressed will continue to be accessed by reads  
until a new command byte will be sent.  
The configuration register sets the directions of the  
ports. Set the bit in the configuration register to enable  
1
2
3
4
5
6
7
8
9
SCL  
SDA  
slave address  
A2 A1 A0  
command byte  
data to port  
R/W  
0
S
0
1
0
0
A
A
0
0
0
0
0
0
0
1
DATA 1  
A
P
acknowledge from slave  
acknowledge  
from slave  
acknowledge from slave  
start condition  
stop  
condition  
WRITE TO  
PORT  
DATA OUT  
FROM PORT  
DATA 1 VALID  
t
pv  
Figure 9. Write to Output Port Register  
1
2
3
4
5
6
7
8
9
SCL  
SDA  
slave address  
A2 A1 A0  
command byte  
data to register  
DATA 1  
R/W  
0
A
P
S
0
1
0
0
A
A
0
0
0
0
0
0
1
1/0  
acknowledge from slave  
acknowledge from slave  
acknowledge  
from slave  
stop  
condition  
start condition  
WRITE TO  
REGISTER  
Figure 10. Write to Configuration or Polarity Inversion Register  
© 2006 by Catalyst Semiconductor, Inc.  
Characteristics subject to change without notice  
Doc. No. 25088, Rev. B  
10  

与CAT9954AHV4I-T2相关器件

型号 品牌 描述 获取价格 数据表
CAT9954AWI-G-T2 CATALYST 8-bit I2C and SMBus I/O Port with Interrupt

获取价格

CAT9954AWI-T2 CATALYST 8-bit I2C and SMBus I/O Port with Interrupt

获取价格

CAT9954AYI-G-T2 CATALYST 8-bit I2C and SMBus I/O Port with Interrupt

获取价格

CAT9954AYI-T2 CATALYST 8-bit I2C and SMBus I/O Port with Interrupt

获取价格

CAT9954HV4I-G-T2 CATALYST 8-bit I2C and SMBus I/O Port with Interrupt

获取价格

CAT9954HV4I-T2 CATALYST 8-bit I2C and SMBus I/O Port with Interrupt

获取价格