5秒后页面跳转
捷配首页

Datasheet > 微控制器和处理器 > 并行 IO 端口> CAT9555WI-T1
CAT9555WI-T1 PDF预览

CAT9555WI-T1

更新时间： 2024-02-20 01:18:33
品牌 Logo 应用领域
安森美 - ONSEMI 并行IO端口微控制器和处理器外围集成电路光电二极管PC
页数 文件大小 规格书
17页 190K
描述
16-bit I²C and SMBus I/O Port with Interrupt

阅读下载

获取价格

CAT9555WI-T1 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP24,.4针数：24
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.19
Samacsys Confidence：3Samacsys Status：Released
2D Presentation：https://componentsearchengine.com/2D/0T/229596.1.1.pngSchematic Symbol：https://componentsearchengine.com/symbol.php?partID=229596
PCB Footprint：https://componentsearchengine.com/footprint.php?partID=2295963D View：https://componentsearchengine.com/viewer/3D.php?partID=229596
Samacsys PartID：229596Samacsys Image：https://componentsearchengine.com/Images/9/CAT9555WI-T1.jpg
Samacsys Thumbnail Image：https://componentsearchengine.com/Thumbnails/1/CAT9555WI-T1.jpgSamacsys Pin Count：24
Samacsys Part Category：Integrated CircuitSamacsys Package Category：Small Outline Packages
Samacsys Footprint Name：SOIC-24 CASE751BKSamacsys Released Date：2015-10-27 14:32:43
Is Samacsys：NJESD-30 代码：R-PDSO-G24
JESD-609代码：e3长度：15.3 mm
湿度敏感等级：3位数：16
I/O 线路数量：16端口数量：2
端子数量：24最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP24,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：2.5/5 V
认证状态：Not Qualified座面最大高度：2.65 mm
子类别：Parallel IO Port最大供电电压：5.5 V
最小供电电压：2.3 V标称供电电压：3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin (Sn)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.47 mmuPs/uCs/外围集成电路类型：PARALLEL IO PORT, GENERAL PURPOSE
Base Number Matches：1

CAT9555WI-T1 数据手册

 浏览型号CAT9555WI-T1的Datasheet PDF文件第4页浏览型号CAT9555WI-T1的Datasheet PDF文件第5页浏览型号CAT9555WI-T1的Datasheet PDF文件第6页浏览型号CAT9555WI-T1的Datasheet PDF文件第8页浏览型号CAT9555WI-T1的Datasheet PDF文件第9页浏览型号CAT9555WI-T1的Datasheet PDF文件第10页 
CAT9555  
PIN DESCRIPTION  
SCL: Serial Clock  
A0, A1, A2: Device Address Inputs  
The serial clock input clocks all data transferred into  
or out of the device. The SCL line requires a pull-up  
resistor if it is driven by an open drain output.  
These inputs are used for extended addressing  
capability. The A0, A1, A2 pins should be hardwired to  
VCC or VSS. When hardwired, up to eight CAT9555s  
may be addressed on a single bus system. The levels  
on these inputs are compared with corresponding bits,  
A2, A1, A0, from the slave address byte.  
SDA: Serial Data/Address  
The bidirectional serial data/address pin is used to  
transfer all data into and out of the device. The SDA  
pin is an open drain output and can be wire-ORed  
with other open drain or open collector outputs. A pull-  
up resistor must be connected from SDA line to VCC.  
The value of the pull-up resistor, RP, can be calculated  
based on minimum and maximum values from Figure  
2 and Figure 3 (see Note).  
I/O0.0 to I/O0.7, I/O1.0 to I/O1.7: Input / Output Ports  
Any of these pins may be configured as input or  
output. The simplified schematic of I/O0 to I/O7 is  
shown in Figure 4. When an I/O is configured as an  
input, the Q1 and Q2 output transistors are off  
creating a high impedance input with a weak pull-up  
resistor (typical 100kΩ). If the I/O pin is configured as  
an output, the push-pull output stage is enabled. Care  
should be taken if an external voltage is applied to an  
I/O pin configured as an output due to the low  
impedance paths that exist between the pin and either  
VCC or VSS.  
I
= 3mA @ V  
Fast Mode I²C Bus / tr max - 300ns  
OL  
OLmax  
8.00  
7.00  
6.00  
5.00  
4.00  
3.00  
2.00  
1.00  
0.00  
2.5  
2
1.5  
1
0.5  
0
2
2.4 2.8 3.2 3.6  
4
4.4 4.8 5.2 5.6  
50  
100 150 200 250 300  
350 400  
V
(V)  
CC  
C
BUS  
(pF)  
Figure 2. Minimum RP as a Function of  
Supply Voltage  
Figure 3. Maximum RP Value versus  
Bus Capacitance  
Note: According to the Fast Mode I²C bus specification, for bus capacitance up to 200pF, the pull up device can  
be a resistor. For bus loads between 200pF and 400pF, the pull-up device can be a current source (Imax = 3mA)  
or a switched resistor circuit.  
© 2008 SCILLC. All rights reserved  
Characteristics subject to change without notice  
7
Doc. No. MD-9003, Rev. I  
1...45678910...17

下载PDF

与CAT9555WI-T1相关器件

型号 品牌 描述 获取价格 数据表
CAT9555WI-T2 CATALYST 16-bit I2C and SMBus I/O Port with Interrupt

获取价格
CAT9555YI CATALYST 16-bit I2C and SMBus I/O Port with Interrupt

获取价格
CAT9555YI ONSEMI 16-bit I²C and SMBus I/O Port with Interrupt

获取价格
CAT9555YI-T1 CATALYST 16-bit I2C and SMBus I/O Port with Interrupt

获取价格
CAT9555YI-T2 ONSEMI 16-bit I²C and SMBus I/O Port with Interrupt

获取价格
CAT9555YI-T2 CATALYST 16-bit I2C and SMBus I/O Port with Interrupt

获取价格

与CAT9555WI-T1相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证