5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 显示驱动器> CAT310W
CAT310W PDF预览

CAT310W

更新时间： 2024-02-05 08:57:41
品牌 Logo 应用领域
CATALYST 显示驱动器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
10页 375K
描述
10 Channel Automotive LED Display Driver

阅读下载

获取价格

CAT310W 技术参数

是否Rohs认证： 符合生命周期：Lifetime Buy
零件包装代码：SOIC包装说明：SOP, SOP20,.4
针数：20Reach Compliance Code：compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.15Is Samacsys：N
数据输入模式：SERIAL显示模式：SEGMENT
接口集成电路类型：LED DISPLAY DRIVERJESD-30 代码：R-PDSO-G20
JESD-609代码：e3长度：12.8 mm
湿度敏感等级：3复用显示功能：NO
功能数量：1区段数：10
端子数量：20最高工作温度：125 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP20,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
认证状态：Not Qualified座面最大高度：2.64 mm
子类别：Display Drivers最大供电电压：5.5 V
最小供电电压：3 V标称供电电压：5 V
表面贴装：YES技术：CMOS
温度等级：AUTOMOTIVE端子面层：Tin (Sn)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.5 mm最小 fmax：10 MHz
Base Number Matches：1

CAT310W 数据手册

 浏览型号CAT310W的Datasheet PDF文件第1页浏览型号CAT310W的Datasheet PDF文件第2页浏览型号CAT310W的Datasheet PDF文件第3页浏览型号CAT310W的Datasheet PDF文件第5页浏览型号CAT310W的Datasheet PDF文件第6页浏览型号CAT310W的Datasheet PDF文件第7页 
CAT310  
PIN DESCRIPTIONS  
VCC is the supply input for the internal logic  
and is compatible with both 3.3V and 5V  
systems. The logic is held in a reset state until  
VCC exceeds 2.5V. It is recommended that a  
small bypass ceramic capacitor (1uF) be  
placed between VCC and GND pins on the  
device.  
BLANK is the CMOS logic input (active high)  
used to temporarily disable all outputs. An  
internal pull-up current of 10 microampere is  
present on this pin. The BLANK pin must be  
driven to a logic low in order for channel outputs  
to resume normal operation. An external pull-  
down resistance of 10kΩ or less is adequate for  
logic low.  
SIN is the CMOS logic pin for delivering the  
serial input data stream into the internal 10-bit  
shift register. The most recent or last data  
value in the serial stream is used to configure  
the state of output channel “zero” (OUT0).  
During the initial power up sequence all  
contents of the shift register are reset and  
cleared to zero.  
SOUT is the CMOS logic output used for daisy  
chain applications. The serial output data  
stream is fed from the last stage of the internal  
10-bit shift register. On each rising edge of the  
clock, the SOUT value will be updated. The  
data value present on this pin is identical to the  
data value being used for configuring the state  
of output channel nine (OUT9). At initial power  
up, the SOUT data stream will contain all  
zeroes until the shift register has been fully  
loaded.  
SCLK is the CMOS logic pin used to clock  
the internal shift register. On each rising edge  
of clock, the serial data will advance through  
one stage of the shift register.  
VBATT input monitors the battery voltage. If an  
over-voltage, above 19V typical, is detected, all  
outputs are disabled. Upon conclusion of the  
over-voltage condition, all outputs resume  
normal operation. The current drawn by the  
VBATT pin is less than 1 microampere during  
normal operation.  
XLAT is the CMOS logic input used to  
transfer data from the 10-bit shift register into  
the output channel latches. An internal pull-  
down current of 10 microampere is present on  
this pin. When XLAT is low, the state of each  
output channel remains unchanged. When  
XLAT is driven high, the contents of the shift  
register appear at their respective output  
channels. An external pull-up resistance of  
10kΩ or less is adequate for logic high.  
OUT0-OUT9 are the ten LED outputs  
connected internally to the switch N-channel  
FETs. They sink currents up to 50mA per  
channel and can withstand transients up to 40V  
compatible with automotive “load dump”. The  
output on-resistance is 5Ω, and the off-  
resistance is 5MΩ.  
PGND, GND pins should be connected to  
the ground on the PCB.  
PIN TABLE  
Pin Number  
Pin Name  
SCLK  
Description/Function  
1
2
Clock input for the data shift register.  
Control input for the data latch.  
Serial data input.  
XLAT  
3
SIN  
4
SOUT  
Serial data output.  
5
GND  
Ground.  
6-10  
11-15  
16  
17  
18  
19  
20  
OUT4 - OUT0  
OUT9 - OUT5  
PGND  
Open drain outputs.  
Open drain outputs.  
Ground for LED driver outputs.  
Battery sense input.  
VBATT  
VCC  
Power supply voltage for the logic  
Blank input. When BLANK is high, all the output drivers are turned off.  
No connect.  
BLANK  
N.C.  
© 2005 Catalyst Semiconductor, Inc.  
4
Doc No. 25087, Rev. 00  
Characteristics subject to change without notice  
1234567...10

下载PDF

与CAT310W相关器件

型号 品牌 描述 获取价格 数据表
CAT310W-T1 ONSEMI 10 Channel Automotive LED Display Driver

获取价格
CAT3131-0003 AAC Chip Attenuator 0.1 Watt DC to 3 GHz

获取价格
CAT3131-0006 AAC Chip Attenuator 0.1 Watt DC to 3 GHz

获取价格
CAT3131-0010 AAC Chip Attenuator 0.1 Watt DC to 3 GHz

获取价格
CAT3131-0020 AAC Chip Attenuator 0.1 Watt DC to 3 GHz

获取价格
CAT32 CATALYST CMOS White LED Driver

获取价格

与CAT310W相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证