Technical Note
BU2050F,BU2092F,BU2092FV,BU2099FV,BD7851FP,BU2152FS
●Operating description
(1) Data clear
When the reset terminal (CLR, CLB) is set to “L”, the content of all latch circuits are set to “H”, and all parallel outputs are
initialised.
(For model with reset terminal only)
(2) Data transfer
Serial data is sequentially input to the shift register during the rise of the clock time (strobe signal is not active). When
the strobe signal is active, the content of the shift register are transferred to the latch circuit.
(3) Cascade connection
Serial input data is output from the serial output through the shift register, regardless of the strobe signal.
(except
for
BU2050F,
BU2092F/BU2092FV)
●Application circuit
P1 P2
Pn-2 Pn-1 Pn
C1
(*)
VDD
VDD
Serial data input
Clock input
VSS
MPU
Strobe input
Latch input
Serial data output
VSS
P1 P2
Pn-2 Pn-1 Pn
VSS
VDD
Serial data input
Clock input
Strobe input
Latch input
Serial data output
Fig. 1
(*C1 must be placed as close to the terminal as possible.)
●Interfaces
BU2050F
BU2050F
BU2092F/BU2092FV
BU2092F/BU2092FV
DATA, CLOCK, STB, CLR
P1~P8
DATA, CLOCK, LCK, OE
Q0~Q11
VDD
VDD
VDD
VDD
OUT
INPUT
IN
OUTPUT
GND(VSS)
GND(VSS)
GND(VSS)
GND(VSS)
GND(VSS)
GND(VSS)
GND(VSS)
BU2099FV
DATA, CLOCK, LCK, OE
BU2099FV
Q0~Q11
BU2099FV
SO
BU2152FS
CLOCK, DATA, STB, CLB
VDD
VDD
VDD
VDD
VDD
VDD
VDD
OUT
IN
OUT
GND(VSS)
(only OE pin)
GND(VSS)
GND(VSS)
GND(VSS)
GND(VSS)
GND(VSS)
GND(VSS)
GND(VSS)
BU2152FS
BU2152FS
P1~P28
SO
VDD
VDD
VDD
VDD
VDD
VSS
VSS
GND(VSS)
GND(VSS) GND(VSS)
VSS
www.rohm.com
© 2009 ROHM Co., Ltd. All rights reserved.
2009.06 - Rev.A
6/24