Technical Note
BD48□□G, BD48□□FVE, BD49□□G, BD49□□FVE series
Reference Data
Examples of Leading (TPLH) and Falling (TPHL) Output
Part Number
BD4845G/FVE
BD4945G/FVE
TPLH (μs)
39.5
TPHL (μs)
87.8
32.4
52.4
VDD=4.3V5.1V
VDD=5.1V4.3V
*This data is for reference only.
The figures will vary with the application, so please confirm actual operating conditions before use.
Explanation of Operation
For both the open drain type (Fig.12) and the CMOS output type (Fig.13), the detection and release voltages are used as
threshold voltages. When the voltage applied to the VDD pins reaches the applicable threshold voltage, the VOUT terminal
voltage switches from either “High” to “Low” or from “Low” to “High”. Because the BD48□□G/FVE series uses an open drain
output type, it is possible to connect a pull-up resistor to VDD or another power supply [The output “High” voltage (VOUT) in
this case becomes VDD or the voltage of the other power supply].
VDD
VDD
R1
R1
RL
Vref
Vref
Q2
Q1
VOUT
VOUT
GND
R2
R3
R2
R3
Q1
GND
Fig.12 (BD48□□ Type Internal Block Diagram)
Fig.13 (BD49□□ Type Internal Block Diagram)
Timing Waveform
Example: the following shows the relationship between the input voltages VDD and the output voltage VOUT when the
input power supply voltage VDD is made to sweep up and sweep down (the circuits are those in Fig.12 and 13).
1
When the power supply is turned on, the output is unsettled from
DD
V
after over the operating limit voltage (VOPL) until TPHL. There fore it
VDET+ΔVDET
is possible that the reset signal is not outputted when the rise time of
VDD is faster than TPHL.
⑤
VDET
2
When VDD is greater than VOPL but less than the reset release
VOPL
0V
voltage (VS + ∆VS), the output voltages will switch to Low.
3
If VDD exceeds the reset release voltage (VS + ∆VS), then
OUT
V
VOUT switches from L to H.
VOH
4
If VDD drops below the detection voltage (VS) when the power
TPLH
TPHL
PLH
T
supply is powered down or when there is a power supply fluctuation,
VOUT switches to L (with a delay of TPHL).
TPHL
VOL
5
The potential difference between the detection voltage and the
①
②
③
④
release voltage is known as the hysteresis width (∆VS). The system
is designed such that the output does not flip-flop with power supply
fluctuations within this hysteresis width, preventing malfunctions due
to noise.
Fig.14
www.rohm.com
© 2009 ROHM Co., Ltd. All rights reserved.
2009.04 - Rev.A
5/9