5秒后页面跳转
ATF16V8B-7SC PDF预览

ATF16V8B-7SC

更新时间: 2024-01-26 19:32:30
品牌 Logo 应用领域
爱特美尔 - ATMEL 闪存可编程逻辑器件光电二极管输入元件异步传输模式ATM时钟
页数 文件大小 规格书
16页 658K
描述
High Performance Flash PLD

ATF16V8B-7SC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP20,.25
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.77
架构:PAL-TYPE最大时钟频率:100 MHz
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:6.5 mm湿度敏感等级:2
专用输入次数:8I/O 线路数量:8
输入次数:18输出次数:8
产品条款数:64端子数量:20
最高工作温度:70 °C最低工作温度:
组织:8 DEDICATED INPUTS, 8 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP20,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):240
电源:5 V可编程逻辑类型:FLASH PLD
传播延迟:7.5 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Programmable Logic Devices
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

ATF16V8B-7SC 数据手册

 浏览型号ATF16V8B-7SC的Datasheet PDF文件第2页浏览型号ATF16V8B-7SC的Datasheet PDF文件第3页浏览型号ATF16V8B-7SC的Datasheet PDF文件第4页浏览型号ATF16V8B-7SC的Datasheet PDF文件第6页浏览型号ATF16V8B-7SC的Datasheet PDF文件第7页浏览型号ATF16V8B-7SC的Datasheet PDF文件第8页 
ATF16V8B  
Input Test Waveforms and  
Measurement Levels:  
Output Test Loads:  
Commercial  
t , t < 5 ns (10% to 90%)  
R
F
Pin Capacitance (f = 1 MHz, T = 25°C) (1)  
Typ  
Max  
8
Units  
pF  
Conditions  
C
C
5
6
V
V
= 0V  
IN  
IN  
8
pF  
= 0V  
OUT  
OUT  
Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.  
Power Up Reset  
The registers in the ATF16V8Bs are designed to reset dur-  
ing power up. At a point delayed slightly from V cross-  
CC  
ing V  
, all registers will be reset to the low state. As a  
RST  
result, the registered output state will always be high on  
power-up.  
This feature is critical for state machine initialization. How-  
ever, due to the asynchronous nature of reset and the un-  
certainty of how V actually rises in the system, the fol-  
CC  
lowing conditions are required:  
1) The V rise must be monotonic,  
CC  
Parameter Description  
Typ  
Max  
Units  
2) After reset occurs, all input and feedback setup times  
must be met before driving the clock pin high, and  
Power-Up  
Reset Time  
t
600  
1,000  
4.5  
ns  
PR  
3) The clock must remain stable during t  
.
PR  
Power-Up  
Reset  
V
RST  
3.8  
V
Voltage  
Preload of Registered Outputs  
The ATF16V8B’s registers are provided with circuitry to  
allow loading of each register with either a high or a low.  
This feature will simplify testing since any state can be  
forced into the registers to control test sequencing. A  
JEDEC file with preload is generated when a source file  
with vectors is compiled. Once downloaded, the JEDEC  
file preload sequence will be done automatically by most  
of the approved programmers after the programming.  
Security Fuse Usage  
A single fuse is provided to prevent unauthorized copying  
of the ATF16V8B fuse patterns. Once programmed, fuse  
verify and preload are inhibited. However, the 64-bit User  
Signature remains accessible.  
The security fuse should be programmed last, as its effect  
is immediate.  
1-11  

与ATF16V8B-7SC相关器件

型号 品牌 描述 获取价格 数据表
ATF16V8B-7XC ATMEL Flash PLD, 7.5ns, PAL-Type, CMOS, PDSO20, 4.40 MM, PLASTIC, TSSOP-20

获取价格

ATF16V8BL-10GC ETC Electrically-Erasable PLD

获取价格

ATF16V8BL-10GI ETC Electrically-Erasable PLD

获取价格

ATF16V8BL-10JC ETC Electrically-Erasable PLD

获取价格

ATF16V8BL-10JI ETC Electrically-Erasable PLD

获取价格

ATF16V8BL-10NC MICROCHIP Flash PLD, 10ns, CMOS, CQCC20, CERAMIC, LCC-20

获取价格