5秒后页面跳转
ATF1502ASV-20JJ44 PDF预览

ATF1502ASV-20JJ44

更新时间: 2024-01-15 12:05:02
品牌 Logo 应用领域
爱特美尔 - ATMEL 时钟PC输入元件可编程逻辑
页数 文件大小 规格书
25页 361K
描述
EE PLD, 20ns, PQCC44, PLASTIC, MS-018AC, LCC-44

ATF1502ASV-20JJ44 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:LPCC包装说明:PLASTIC, MS-018AC, LCC-44
针数:44Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.73
最大时钟频率:83.3 MHzJESD-30 代码:S-PQCC-J44
JESD-609代码:e3长度:16.5862 mm
湿度敏感等级:2专用输入次数:
I/O 线路数量:32端子数量:44
最高工作温度:85 °C最低工作温度:-40 °C
组织:0 DEDICATED INPUTS, 32 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):245可编程逻辑类型:EE PLD
传播延迟:20 ns认证状态:Not Qualified
座面最大高度:4.572 mm最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:16.5862 mm
Base Number Matches:1

ATF1502ASV-20JJ44 数据手册

 浏览型号ATF1502ASV-20JJ44的Datasheet PDF文件第6页浏览型号ATF1502ASV-20JJ44的Datasheet PDF文件第7页浏览型号ATF1502ASV-20JJ44的Datasheet PDF文件第8页浏览型号ATF1502ASV-20JJ44的Datasheet PDF文件第10页浏览型号ATF1502ASV-20JJ44的Datasheet PDF文件第11页浏览型号ATF1502ASV-20JJ44的Datasheet PDF文件第12页 
ATF1502ASV  
order to support boundary-scan testing as described in detail by IEEE Standard 1149.1. A typi-  
cal BSC consists of three capture registers or scan registers and up to two update registers.  
There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in  
the device are chained together through the capture registers. Input to the capture register chain  
is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used  
to capture active device data signals, to shift data in and out of the device and to load data into  
the update registers. Control signals are generated internally by the JTAG TAP controller. The  
BSC configuration for the input and I/O pins and macrocells is shown below.  
7.2  
BSC Configuration for Input and I/O Pins (Except JTAG TAP Pins)  
Figure 7-1. BSC Configuration for Input and I/O Pins (Except JTAG TAP Pins)  
Dedicated  
Input  
To Internal  
Logic  
TDO  
Capture  
Registers  
CLOCK  
SHIFT  
TDI  
(From Next Register)  
Note:  
The ATF1502ASV has a pull-up option on TMS and TDI pins. This feature is selected as a design  
option.  
9
1615J–PLD–01/06  

与ATF1502ASV-20JJ44相关器件

型号 品牌 获取价格 描述 数据表
ATF1502ASV-20JL44 ATMEL

获取价格

EE PLD, 20ns, PQCC44, PLASTIC, MS-018AC, LCC-44
ATF1502BE ATMEL

获取价格

Highperformance CPLD
ATF1502BE MICROCHIP

获取价格

A high-performance, high-density, complex programmable logic device (CPLD) that uses Atmel
ATF1502BE-5AX44 ATMEL

获取价格

Highperformance CPLD
ATF1502BE-7AU44 ATMEL

获取价格

Highperformance CPLD
ATF1502SE ATMEL

获取价格

Family Datasheet
ATF1502SE(L) ETC

获取价格

ATF1502/04/08/16SE(L) Preliminary [Updated 9/02. 69 Pages] Second Generation Industry Comp
ATF1502SE-10 ATMEL

获取价格

Family Datasheet
ATF1502SE-10AC44 ATMEL

获取价格

EE PLD, 10ns, 32-Cell, CMOS, PQFP44, 10 X 10 MM, 0.8 MM PITCH, PLASTIC, TQFP-44
ATF1502SE-10AI44 ATMEL

获取价格

EE PLD, 10ns, 32-Cell, CMOS, PQFP44, 10 X 10 MM, 0.8 MM PITCH, PLASTIC, TQFP-44