Datasheet > ATF1502AS

ATF1502AS

更新时间： 2022-12-11 22:05:29

品牌	Logo	应用领域
爱特美尔 - ATMEL		可编程只读存储器
页数	文件大小	规格书
18页	347K
描述
High Performance E2PROM CPLD

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ATF1502AS 数据手册

JTAG-BST/ISP Overview

BSC Configuration for Input and I/O

Pins (except JTAG TAP Pins)

The JTAG boundary-scan testing is controlled by the Test

Access Port (TAP) controller in the ATF1502AS. The

boundary-scan technique involves the inclusion of a shift-

to each component so that signals at component bound-

aries can be controlled and observed using scan testing

methods. Each input pin and I/O pin has its own boundary

scan cell (BSC) to support boundary scan testing. The

ATF1502AS does not include a Test Reset (TRST) input

pin because the TAP controller is automatically reset at

power up. The five JTAG modes supported include: SAM-

PLE/PRELOAD, EXTEST, BYPASS, IDCODE and HIGHZ.

The ATF1502AS’s ISP can be fully described using JTAG’s

BSDL as described in IEEE Standard 1149.1b. This allows

ATF1502AS programming to be described and imple-

mented using any one of the 3rd party development tools

supporting this standard.

Note:

The ATF1502AS has pull-up option on TMS and TDI

pins. This feature is selected as a design option.

The ATF1502AS has the option of using four JTAG-stan-

dard I/O pins for boundary scan testing (BST) and in-sys-

tem programming (ISP) purposes. The ATF1502AS is

programmable through the four JTAG pins using the IEEE

standard JTAG programming protocol established by IEEE

Standard 1149.1 using 5V TTL-level programming signals

from the ISP interface for in-system programming. The

JTAG feature is a programmable option. If JTAG (BST or

ISP) is not needed, then the four JTAG control pins are

available as I/O pins.

DC and AC Operating Conditions

Commercial

Industrial

Operating Temperature (Case)

_CCINTor V_CCIO(5V) Power

0°C - 70°C

-40°C - 85°C

5V ± 10%

5V ± 5%

Supply

V_CCIO(3.3V) Power Supply

3.0V - 3.6V

JTAG Boundary Scan Cell (BSC)

Testing

The ATF1502AS contains up to 32 I/O pins and 4 input

pins, depending on the and package type selected. Each

input pin and I/O pin has its own boundary scan cell (BSC)

in order to support boundary scan testing as described in

detail by IEEE Standard 1149.1. Typical BSC consists of

three capture registers or scan registers and up to two

update registers. There are two types of BSCs, one for

input or I/O pin, and one for the macrocells. The BSCs in

the device are chained together through the capture regis-

ters. Input to the capture register chain is fed in from the

TDI pin while the output is directed to the TDO pin. Capture

registers are used to capture active device data signals, to

shift data in and out of the device and to load data into the

update registers. Control signals are generated internally

by the JTAG TAP controller. The BSC configuration for the

input and I/O pins and macrocells are shown below.

ATF1502AS

1...3 4 567 8 9...18

下载PDF

与ATF1502AS相关器件

型号	品牌	描述	获取价格	数据表
ATF1502AS(L)	ETC	ATF1502AS(L) [Updated 09/02. 25 Pages] 32 Macrocell. standard & low power w/ISP	获取价格
ATF1502AS_05	ATMEL	Highperformance EEPROM CPLD	获取价格
ATF1502AS-10AC44	ATMEL	High Performance E2PROM CPLD	获取价格
ATF1502AS-10AI44	ATMEL	High Performance E2PROM CPLD	获取价格
ATF1502AS-10AJ44	ATMEL	EE PLD, 10ns, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB, TQFP-44	获取价格
ATF1502AS-10AL44	ATMEL	EE PLD, 10ns, PQFP44, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB, TQFP-44	获取价格

与ATF1502AS相关文章

STM32F030C6芯片介绍：主要参数分析、引脚配置说明、功耗及封装
2024-05-11

8
PCF8591数据手册解读：参数、引脚说明
2024-05-11

13
一文带你了解ss8050参数、引脚配置、应用指南
2024-05-11

6
深入解析AD7606高性能多通道模数转换器：资料手册参数分析
2024-05-10

9

产品中心

服务支持

精选活动

关于我们

帮助中心

ATF1502AS

ATF1502AS 数据手册

与ATF1502AS相关器件

与ATF1502AS相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ATF1502AS

ATF1502AS 数据手册

与ATF1502AS相关器件

与ATF1502AS相关文章

您还可以找

您在本页遇到什么问题？