5秒后页面跳转
ATF1500ABV-15AJ PDF预览

ATF1500ABV-15AJ

更新时间: 2024-01-25 23:30:23
品牌 Logo 应用领域
爱特美尔 - ATMEL 时钟输入元件可编程逻辑
页数 文件大小 规格书
15页 317K
描述
Flash PLD, 15ns, CMOS, PQFP44, 1 MM HEIGHT, PLASTIC, TQFP-44

ATF1500ABV-15AJ 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QFP包装说明:TQFP,
针数:44Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.76
最大时钟频率:52.6 MHzJESD-30 代码:S-PQFP-G44
JESD-609代码:e3长度:10 mm
湿度敏感等级:3专用输入次数:
I/O 线路数量:32端子数量:44
最高工作温度:85 °C最低工作温度:-40 °C
组织:0 DEDICATED INPUTS, 32 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:TQFP
封装形状:SQUARE封装形式:FLATPACK, THIN PROFILE
峰值回流温度(摄氏度):260可编程逻辑类型:FLASH PLD
传播延迟:15 ns认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压:5.5 V
最小供电电压:2.7 V标称供电电压:3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:10 mmBase Number Matches:1

ATF1500ABV-15AJ 数据手册

 浏览型号ATF1500ABV-15AJ的Datasheet PDF文件第2页浏览型号ATF1500ABV-15AJ的Datasheet PDF文件第3页浏览型号ATF1500ABV-15AJ的Datasheet PDF文件第4页浏览型号ATF1500ABV-15AJ的Datasheet PDF文件第6页浏览型号ATF1500ABV-15AJ的Datasheet PDF文件第7页浏览型号ATF1500ABV-15AJ的Datasheet PDF文件第8页 
ATF1500ABV  
ATF1500ABV Macrocell  
ATF1500ABV  
Macrocell  
The ATF1500ABV macrocell is flexible enough to support highly complex logic functions oper-  
ating at high speed. The macrocell consists of five sections: product terms and product term  
select multiplexer; OR/XOR/CASCADE logic; a flip-flop; output select and enable; and logic  
array inputs.  
Product Terms  
and Select Mux  
Each ATF1500ABV macrocell has five product terms. Each product term receives as its inputs  
all signals from both the global bus and regional bus.  
The product term select multiplexer (PTMUX) allocates the five product terms as needed to  
the macrocell logic gates and control signals. The PTMUX programming is determined by the  
design compiler, which selects the optimum macrocell configuration.  
OR/XOR/  
CASCADE Logic  
The ATF1500ABV macrocells OR/XOR/CASCADE logic structure is designed to efficiently  
support all types of logic. Within a single macrocell, all the product terms can be routed to the  
OR gate, creating a five-input AND/OR sum term. With the addition of the CASIN from neigh-  
boring macrocells, this can be expanded to as many as 40 product terms with little small  
additional delay.  
The macrocells XOR gate allows efficient implementation of compare and arithmetic func-  
tions. One input to the XOR comes from the OR sum term. The other XOR input can be a  
product term or a fixed high or low level. For combinatorial outputs, the fixed-level input allows  
output polarity selection. For registered functions, the fixed levels allow De Morgan minimiza-  
tion of the product terms. The XOR gate is also used to emulate JK-type flip-flops.  
5
0723I08/01  

与ATF1500ABV-15AJ相关器件

型号 品牌 描述 获取价格 数据表
ATF1500ABV-15JC ATMEL High- Performance EE PLD

获取价格

ATF1500ABV-15JI ATMEL High- Performance EE PLD

获取价格

ATF1500ABV-15JJ ATMEL Flash PLD, 15ns, CMOS, PQCC44, PLASTIC, LCC-44

获取价格

ATF1500ABVL ATMEL High- Performance EE PLD

获取价格

ATF1500ABVL-25AC ATMEL High- Performance EE PLD

获取价格

ATF1500ABVL-25JC ATMEL High- Performance EE PLD

获取价格