AT83C26
Table 1. Ports Description (Continued)
VQFP48 or
ESD
QFN48
Pad Name
Pad Internal
Limits
Pad Type Description
Pin number
Power Supply
DC/DCA input.
LIA must be tied to VCC pin through an external coil (typically 10µH) and
provides the current for the charge pump of the DC/DCA converter.
22
LIA
2kV
2kV
PWR
GND
It may be directly connected to VCC if the step-up converter is not used
(see STEPREGA bit in SC1_CFG4 register and see minimum VCC
values in Table 50.for class A and Table 51. for class B)
DC/DCA input.
23
CVSS1
This pin must be directly connected to the VSS of power supply.
24
25
VCC
VSS
2kV
2kV
PWR
GND
VCC is used to power the internal voltage regulators and I/O buffers.
Ground.
A high level on this pin activates a low power consumption mode with
internal regulator bypassed.
26
27
28
29
30
31
32
BYPASS
SDA
VCC
2kV
2kV
2kV
2kV
2kV
2kV
2kV
I
I/O
Micro controller interface function: TWI serial data.
VCC
open drain An external pull up must be connected on SDA pin (4.7kOhms).
I/O
Micro controller interface function: TWI clock.
SCL
VCC
open drain An external pull up must be connected on SCL pin (4.7kOhms).
I/O
The behavior of this pin depends on IOSEL[3/0] bits values (see
IO_SELECT register).
IO2
EVCC
EVCC
EVCC
EVCC
pull up
I/O
The behavior of this pin depends on IOSEL[3/0] bits values (see
IO_SELECT register).
IO1
pull up
I/O
The behavior of this pin depends on IOSEL[3/0] bits values (see
IO_SELECT register).
AUX2
AUX1
pull up
I/O
The behavior of this pin depends on IOSEL[3/0] bits values (see
IO_SELECT register).
pull up
The TWI address depends on the value present on this pin at reset.
If CRST transparent mode is selected, the A1/RST signal is connected to
CRST1 or CRST2 pins (see CRST_SEL1 and CRST_SEL2 bits
respectively in SC1_CFG4 and SC2_CFG2 registers).
33
34
A1/RST
A2/CK
EVCC
EVCC
2kV
2kV
I
The TWI address depends on the value present on this pin at reset.
If CCLKn transparent mode is selected, the A2/CK signal is connected to
CCLKn pins (with n=1 to 5).
I
I
See CKSn[2:0] bits respectively in SC1_CFG1, SC2_CFG2, SC3_CFG2,
SC4_CFG2, SC5_CFG2 registers.
35
36
CLK
INT
EVCC
VCC
2kV
2kV
Master clock.
Interruption status.
O
An internal pull up to VCC can be activated in the pin if necessary using
INT_PULLUP bit in SC1_CFG4 (deactivated by default).
open drain
Extra supply voltage (Micro controller power supply).
EVCC is used to supply the internal level shifters of host interface pins.
EVCC is connected to the host power supply.
37
EVCC
PWR
EVCC voltage can be directly connected to VCC if the host power supply
and the AT83C26 power supply is the same.
5
7511B–SCR–10/05