5秒后页面跳转
AS7C31024-15HI PDF预览

AS7C31024-15HI

更新时间: 2022-12-01 20:41:35
品牌 Logo 应用领域
ALSC 静态存储器光电二极管
页数 文件大小 规格书
9页 209K
描述
Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, 8 X 13.40 MM, STSOP1-32

AS7C31024-15HI 数据手册

 浏览型号AS7C31024-15HI的Datasheet PDF文件第2页浏览型号AS7C31024-15HI的Datasheet PDF文件第3页浏览型号AS7C31024-15HI的Datasheet PDF文件第4页浏览型号AS7C31024-15HI的Datasheet PDF文件第6页浏览型号AS7C31024-15HI的Datasheet PDF文件第7页浏览型号AS7C31024-15HI的Datasheet PDF文件第8页 
AS7C1024  
AS7C31024  
®
Write cycle (over the operating range)11, 12  
-10  
-12  
-15  
-20  
Parameter  
Write cycle time  
Symbol Min Max Min Max Min Max Min Max Unit  
Notes  
t
10  
9
9
9
0
7
0
6
0
3
5
12  
10  
10  
10  
0
5
15  
12  
12  
12  
0
5
20  
12  
12  
12  
0
5
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
WC  
Chip enable (CE1) to write end  
Chip enable (CE2) to write end  
Address setup to write end  
Address setup time  
t
t
12  
12  
CW1  
CW2  
t
AW  
t
12  
AS  
Write pulse width  
t
8
9
12  
0
WP  
Address hold from end of write  
Data valid to write end  
t
0
0
AH  
t
6
9
10  
0
DW  
Data hold time  
t
0
0
4, 5  
4, 5  
4, 5  
DH  
WZ  
Write enable to output in high Z  
Output active from write end  
Shaded areas contain advance information.  
t
t
3
3
3
OW  
Write waveform 1 ( WE controlled)10,11,12  
tWC  
tAW  
tAH  
Address  
tWP  
WE  
tAS  
tDW  
Data valid  
tDH  
DIN  
tWZ  
tOW  
DOUT  
Write waveform 2 (CE1 and CE2 controlled)10,11,12  
tWC  
tAW  
tAH  
Address  
tAS  
tCW1, tCW2  
CE1  
CE2  
tWP  
WE  
tWZ  
tDW  
tDH  
DIN  
Data valid  
DOUT  
10/18/00  
ALLIANCE SEMICONDUCTOR  
5

与AS7C31024-15HI相关器件

型号 品牌 描述 获取价格 数据表
AS7C31024-15JC ALSC 5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

获取价格

AS7C31024-15JI ALSC 5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

获取价格

AS7C31024-15PC ETC x8 SRAM

获取价格

AS7C31024-15TC ALSC 5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

获取价格

AS7C31024-15TI ALSC 5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

获取价格

AS7C31024-15TJC ALSC 5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

获取价格