5秒后页面跳转
AS29F010CW-150/IT PDF预览

AS29F010CW-150/IT

更新时间: 2024-02-29 08:10:30
品牌 Logo 应用领域
AUSTIN /
页数 文件大小 规格书
26页 521K
描述
128K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

AS29F010CW-150/IT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP32,.6针数:32
Reach Compliance Code:compliantECCN代码:3A001.A.2.C
HTS代码:8542.32.00.51风险等级:5.91
Is Samacsys:N最长访问时间:150 ns
命令用户界面:YES数据轮询:YES
耐久性:1000000 Write/Erase CyclesJESD-30 代码:R-CDIP-T32
长度:41.7322 mm内存密度:1048576 bit
内存集成电路类型:FLASH内存宽度:8
功能数量:1部门数/规模:8
端子数量:32字数:131072 words
字数代码:128000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-55 °C
组织:128KX8封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:DIP封装等效代码:DIP32,.6
封装形状:RECTANGULAR封装形式:IN-LINE
并行/串行:PARALLEL电源:5 V
编程电压:5 V认证状态:Not Qualified
筛选级别:MIL-STD-883座面最大高度:5.1308 mm
部门规模:16K最大待机电流:0.0016 A
子类别:Flash Memories最大压摆率:0.05 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL切换位:YES
类型:NOR TYPE宽度:15.24 mm
Base Number Matches:1

AS29F010CW-150/IT 数据手册

 浏览型号AS29F010CW-150/IT的Datasheet PDF文件第4页浏览型号AS29F010CW-150/IT的Datasheet PDF文件第5页浏览型号AS29F010CW-150/IT的Datasheet PDF文件第6页浏览型号AS29F010CW-150/IT的Datasheet PDF文件第8页浏览型号AS29F010CW-150/IT的Datasheet PDF文件第9页浏览型号AS29F010CW-150/IT的Datasheet PDF文件第10页 
FLASH  
AS29F010  
Austin Semiconductor, Inc.  
cpmmrnd ꢃeqsence iꢃ iniairaed bꢄ oꢂiaing aop snlpck cꢄcleꢃ,  
fpllpoed bꢄ r ꢃea-sꢁ cpmmrnd. Top rddiaipnrl snlpck oꢂiae  
cꢄcleꢃ rꢂe ahen fpllpoed bꢄ ahe chiꢁ eꢂrꢃe cpmmrnd, ohich in  
asꢂn invpkeꢃ ahe Embedded Eꢂrꢃe rlgpꢂiahm. The device dpeꢃ  
not ꢂeqsiꢂe ahe ꢃꢄꢃaem ap ꢁꢂeꢁꢂpgꢂrm ꢁꢂipꢂ ap eꢂrꢃe. The  
Embedded Eꢂrꢃe rlgpꢂiahm rsapmraicrllꢄ ꢁꢂeꢁꢂpgꢂrmꢃ rnd  
veꢂifieꢃ ahe enaiꢂe mempꢂꢄ fpꢂ rn rll zeꢂp drar ꢁraaeꢂn ꢁꢂipꢂ ap  
elecaꢂicrl eꢂrꢃe. The ꢃꢄꢃaem iꢃ npa ꢂeqsiꢂed ap ꢁꢂpvide rnꢄ  
cpnaꢂplꢃ pꢂ aimingꢃ dsꢂing aheꢃe pꢁeꢂraipnꢃ. The Cpmmrnd  
Definiaipnꢃ arble ꢃhpoꢃ ahe rddꢂeꢃꢃ rnd drar ꢂeqsiꢂemenaꢃ fpꢂ  
ahe chiꢁ eꢂrꢃe cpmmrnd ꢃeqsence.  
Autoselect Command Sequence  
The rsapꢃeleca cpmmrnd ꢃeqsence rllpoꢃ ahe hpꢃa  
ꢃꢄꢃaem ap rcceꢃꢃ ahe mrnsfrcasꢂeꢂ rnd deviceꢃ cpdeꢃ, rnd  
deaeꢂmine oheaheꢂ pꢂ npa r ꢃecapꢂ iꢃ ꢁꢂpaecaed. The Cpmmrnd  
Definiaipnꢃ arble ꢃhpoꢃ ahe rddꢂeꢃꢃ rnd drar ꢂeqsiꢂemenaꢃ.  
Thiꢃ meahpd iꢃ rn rlaeꢂnraive ap ahra ꢃhpon in ahe Asapꢃeleca  
Cpdeꢃ (High Vplarge Meahpd) arble, ohich iꢃ inaended fpꢂ  
PROM ꢁꢂpgꢂrmmeꢂꢃ rnd ꢂeqsiꢂeꢃ VID pn rddꢂeꢃꢃ bia A9.  
The rsap ꢃeleca cpmmrnd ꢃeqsence iꢃ iniairaed bꢄ oꢂiaing  
aop snlpck cꢄcleꢃ, fpllpoed bꢄ ahe rsapꢃeleca cpmmrnd. The  
device ahen enaeꢂꢃ ahe rsapꢃeleca mpde, rnd ahe ꢃꢄꢃaem mrꢄ  
ꢂerd ra rnꢄ rddꢂeꢃꢃ rnꢄ nsmbeꢂ pf aimeꢃ, oiahpsa iniairaing  
rnpaheꢂ cpmmrnd ꢃeqsence.  
A ꢂerd cꢄcle ra rddꢂeꢃꢃ XX00h pꢂ ꢂeaꢂieveꢃ ahe  
mrnsfrcasꢂeꢂ cpde. A ꢂerd cꢄcle ra rddꢂeꢃꢃ XX0±h ꢂeasꢂnꢃ ahe  
device cpde. A ꢂerd cꢄcle cpnarining r ꢃecapꢂ rddꢂeꢃꢃ (SA)  
rnd ahe rddꢂeꢃꢃ 02h in ꢂeasꢂnꢃ 0±h if ahra ꢃecapꢂ iꢃ ꢁꢂpaecaed, pꢂ  
00h if ia iꢃ snꢁꢂpaecaed. Refeꢂ ap ahe Secapꢂ Addꢂeꢃꢃ arbleꢃ fpꢂ  
vrlid ꢃecapꢂ rddꢂeꢃꢃeꢃ.  
Anꢄ cpmmrndꢃ oꢂiaaen ap ahe chiꢁ dsꢂing ahe Embedded  
Eꢂrꢃe rlgpꢂiahm rꢂe ignpꢂed.  
The ꢃꢄꢃaem crn deaeꢂmine ahe ꢃarasꢃ pf ahe eꢂrꢃe  
pꢁeꢂraipn bꢄ sꢃing DQ7 pꢂ DQ6. See “Wꢂiae Oꢁeꢂraipn Sarasꢃ”  
fpꢂ infpꢂmraipn pn aheꢃe ꢃarasꢃ biaꢃ. When ahe Embedded Eꢂrꢃe  
rlgpꢂiahm iꢃ cpmꢁleae, ahe device ꢂeasꢂnꢃ ap ꢂerding rꢂꢂrꢄ drar  
rnd rddꢂeꢃꢃeꢃ rꢂe np lpngeꢂ lrached.  
Figsꢂe 2 illsꢃaꢂraeꢃ ahe rlgpꢂiahm fpꢂ ahe eꢂrꢃe pꢁeꢂraipn.  
See ahe Eꢂrꢃe/Pꢂpgꢂrm Oꢁeꢂraipnꢃ arbleꢃ in “AC  
Chrꢂrcaeꢂiꢃaicꢃ” fpꢂ ꢁrꢂrmeaeꢂꢃ, rnd ahe Chiꢁ /Secapꢂ Eꢂrꢃe  
Oꢁeꢂraipn Timingꢃ fpꢂ aiming orvefpꢂmꢃ.  
The ꢃꢄꢃaem msꢃa oꢂiae ahe ꢂeꢃea cpmmrnd ap exia ahe  
rsapꢃeleca mpde rnd ꢂeasꢂn ap ꢂerding rꢂꢂrꢄ drar.  
Byte Program Command Sequence  
FIGURE 1: PROGRAM OPERATION  
Pꢂpgꢂrmming iꢃ r fpsꢂ-bsꢃ-cꢄcle pꢁeꢂraipn. The ꢁꢂpgꢂrm  
cpmmrnd ꢃeqsence iꢃ iniairaed bꢄ oꢂiaing aop snlpck oꢂiae  
cꢄcleꢃ, fpllpoed bꢄ ahe ꢁꢂpgꢂrm ꢃea-sꢁ cpmmrnd. The  
ꢁꢂpgꢂrm rddꢂeꢃꢃ rnd drar rꢂe oꢂiaaen nexa, ohich in asꢂn iniairae  
ahe Embedded Pꢂpgꢂrm rlgpꢂiahm. The ꢃꢄꢃaem iꢃ not ꢂeqsiꢂed  
ap ꢁꢂpvide fsꢂaheꢂ cpnaꢂplꢃ pꢂ aimingꢃ. The device  
rsapmraicrllꢄ ꢁꢂpvideꢃ inaeꢂnrllꢄ geneꢂraed ꢁꢂpgꢂrm ꢁslꢃeꢃ rnd  
veꢂifꢄ ahe ꢁꢂpgꢂrmmed cell mrꢂgin. The Cpmmrnd Definiaipnꢃ  
arke ꢃhpoꢃ ahe rddꢂeꢃꢃ rnd drar ꢂeqsiꢂemenaꢃ fpꢂ ahe bꢄae  
ꢁꢂpgꢂrm cpmmrnd ꢃeqsence.  
When ahe Embedded Pꢂpgꢂrm rlgpꢂiahm iꢃ cpmꢁleae, ahe  
device ahen ꢂeasꢂnꢃ ap ꢂerding rꢂꢂrꢄ drar rnd rddꢂeꢃꢃeꢃ rꢂe np  
lpngeꢂ lrached. The ꢃꢄꢃaem crn deaeꢂmine ahe ꢃarasꢃ pf ahe  
ꢁꢂpgꢂrm pꢁeꢂraipn bꢄ sꢃing DQ7 pꢂ DQ6. See “Wꢂiae Oꢁeꢂraipn  
Sarasꢃ” fpꢂ infpꢂmraipn pn aheꢃe ꢃarasꢃ biaꢃ.  
Anꢄ cpmmrndꢃ oꢂiaaen ap ahe device dsꢂing ahe  
Embedded Pꢂpgꢂrm Algpꢂiahm rꢂe ignpꢂed.  
Pꢂpgꢂrmming iꢃ rllpoed in rnꢄ ꢃeqsence rnd rcꢂpꢃꢃ  
ꢃecapꢂ bpsndrꢂieꢃ. A bit cannot be programmed from a “0”  
back to a “1”. Aaaemꢁaing ap dp ꢃp mrꢄ hrla ahe pꢁeꢂraipn rnd  
ꢃea DQ5 ap “±”, pꢂ crsꢃe ahe Drar\ Pplling rlgpꢂiahm ap indicrae  
ahe pꢁeꢂraipn orꢃ ꢃscceꢃꢃfsl. Hpoeveꢂ, r ꢃscceeding ꢂerd oill  
ꢃhpo ahra ahe drar iꢃ ꢃaill “0”. Onlꢄ eꢂrꢃe pꢁeꢂraipnꢃ crn  
cpnveꢂa r “0” ap r “±”.  
Chip Erase Command Sequence  
NOTE: See ahe rꢁꢁꢂpꢁꢂirae Cpmmrnd Definiaipnꢃ arble fpꢂ ꢁꢂpgꢂrm  
cpmmrnd ꢃeqsence.  
Chiꢁ eꢂrꢃe iꢃ r ꢃix-bsꢃ-cꢄcle pꢁeꢂraipn. The chiꢁ eꢂrꢃe  
AS29F010  
AustinSemiconductor,Inc.reservestherighttochangeproductsorspecificationswithoutnotice.  
Rev. 2.3 12/08  
7

与AS29F010CW-150/IT相关器件

型号 品牌 描述 获取价格 数据表
AS29F010CW-150/Q AUSTIN 128K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格

AS29F010CW-150/XT AUSTIN 128K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格

AS29F010CW-5/883C AUSTIN 128K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格

AS29F010CW-50/883C AUSTIN 128K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格

AS29F010CW-50/IT AUSTIN 128K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格

AS29F010CW-50/Q AUSTIN 128K x 8 FLASH UNIFORM SECTOR 5.0V FLASH MEMORY

获取价格