Datasheet > AP2161A

AP2161A

更新时间： 2023-12-06 20:09:34

品牌	Logo	应用领域
美台 - DIODES		/
页数	文件大小	规格书
18页	1280K
描述
1A Single Channel Current-Limited Power Switch

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AP2161A 数据手册

AP2161A/ AP2171A

Electrical Characteristics (@T_A= +25°C, V_IN= +5V, unless otherwise specified.)

Symbol

V_UVLO

I_SHDN

I_Q

Parameter

Test Conditions

Min

1.6

—

Typ

1.9

0.5

Max

2.5

Unit

Input UVLO

R_LOAD= 1kΩ

Input Shutdown Current

Input Quiescent Current

Input Leakage Current

Reverse Leakage Current

µA

Disabled, I_OUT= 0

Enabled, I_OUT= 0

—

Disabled, OUT grounded

—

I_LEAK

I_REV

—

Disabled, V_IN= 0V, V_OUT= 5V, I_REVat V_IN

SOT25, MSOP-8EP, SO-8

U-DFN2018-6

—

115

110

140

170

—

T_A= +25°C

V_IN= 5V,

I_OUT= 1A

—

-40°C ≤ T_A≤ +85°C

T_A= +25°C

Switch On-Resistance

mΩ

R_DS(ON)

—

120

—

V_IN= 3.3V,

I_OUT= 1A

—

-40°C ≤ T_A≤ +85°C

Short-Circuit Current Limit

Over-Load Current Limit

Current Limiting Trigger Threshold

EN Input Leakage

—

1.2

1.5

I_SHORT

I_LIMIT

I_Trig

Enabled into short circuit, C_L= 68µF

V_IN= 5V, V_OUT= 4.6V, C_L= 68µF, -40°C ≤ T_A≤ +85°C

Output Current Slew rate (<100A/s) , C_L=68µF

V_EN= 5V

1.1

1.9

—

2.0

—

µA

I_SINK

Output Turn-On Delay Time

Output Turn-On Rise Time

Output Turn-Off Delay Time

Output Turn-Off Fall Time

0.05

0.6

—

1.5

—

0.1

t_D(ON)

t_R

t_D(OFF)

t_F

C_L= 1µF, R_LOAD= 10Ω

0.01

0.05

C_L= 1µF, R_LOAD= 10Ω

Fault Flag

R_FLG

t_Blank

FLG Output FET On-Resistance

FLG Blanking Time

—

Ω

I_FLG= 10mA

C_IN= 10µF, C_L= 68µF

Over-Temperature Protection

Thermal Shutdown Threshold

—

140

°C

T_SHDN

T_HYS

Enabled, R_LOAD= 1kΩ

Thermal Shutdown Hysteresis

°C

SO-8 (Note 5)

—

110

—

°C/W

MSOP-8EP (Note 6)

SOT25 (Note 7)

U-DFN2018-6 (Note 8)

Thermal Resistance Junction-to-

Ambient

θ_JA

157

Notes:

5. Test condition for SO-8: Device mounted on FR-4, 2oz copper, with minimum recommended pad layout.

6. Test condition for MSOP-8EP: Device mounted on 2” x 2” FR-4 substrate PC board, 2oz copper, with minimum recommended pad on top layer and

thermal vias to bottom layer ground plane.

7. Test condition for SOT25: Device mounted on FR-4, 2oz copper, with minimum recommended pad layout.

8. Test condition for U-DFN2018-6: Device mounted on FR-4 2-layer board, 2oz copper, with minimum recommended pad on top layer and 3 vias to bottom

layer 1.0”x1.4” ground plane.

4 of 18

www.diodes.com

March 2015

AP2161A/AP2171A

Document number: DS37617 Rev. 1 - 2

1 2 345 6 7...18

下载PDF

与AP2161A相关器件

型号	品牌	描述	获取价格	数据表
AP2161AFM-7	DIODES	Buffer/Inverter Based Peripheral Driver	获取价格
AP2161AMP-13	DIODES	Buffer/Inverter Based Peripheral Driver	获取价格
AP2161AS-13	DIODES	Buffer/Inverter Based Peripheral Driver	获取价格
AP2161AW-7	DIODES	Buffer/Inverter Based Peripheral Driver,	获取价格
AP2161D	DIODES	1A SINGLE CHANNEL CURRENT-LIMITED POWER	获取价格
AP2161D_1009	DIODES	1A SINGLE CHANNEL CURRENT-LIMITED POWER	获取价格