5秒后页面跳转
AL1I-67205L-60 PDF预览

AL1I-67205L-60

更新时间: 2024-01-05 01:00:50
品牌 Logo 应用领域
TEMIC 先进先出芯片
页数 文件大小 规格书
15页 145K
描述
FIFO, 8KX9, 60ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, CERAMIC, DIP-28

AL1I-67205L-60 技术参数

生命周期:Transferred包装说明:0.600 INCH, CERAMIC, DIP-28
Reach Compliance Code:unknown风险等级:5.78
最长访问时间:60 ns周期时间:75 ns
JESD-30 代码:R-GDIP-T28内存密度:73728 bit
内存宽度:9功能数量:1
端子数量:28字数:8192 words
字数代码:8000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-40 °C
组织:8KX9可输出:NO
封装主体材料:CERAMIC, GLASS-SEALED封装形状:RECTANGULAR
封装形式:IN-LINE并行/串行:PARALLEL
认证状态:Not Qualified最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:NO技术:CMOS
温度等级:AUTOMOTIVE端子形式:THROUGH-HOLE
端子位置:DUALBase Number Matches:1

AL1I-67205L-60 数据手册

 浏览型号AL1I-67205L-60的Datasheet PDF文件第2页浏览型号AL1I-67205L-60的Datasheet PDF文件第3页浏览型号AL1I-67205L-60的Datasheet PDF文件第4页浏览型号AL1I-67205L-60的Datasheet PDF文件第5页浏览型号AL1I-67205L-60的Datasheet PDF文件第6页浏览型号AL1I-67205L-60的Datasheet PDF文件第7页 
MATRA MHS  
L 67205  
8K × 9 / 3.3 Volts CMOS Parallel FIFO  
Introduction  
The L67205 implements a first-in first-out algorithm, Using an array of eigh transistors (8 T) memory cell and  
featuring asynchronous read/write operations. The FULL fabricated with the state of the art 1.0 µm lithography  
and EMPTY flags prevent data overflow and underflow. named SCMOS, the L 67205 combine an extremely low  
The Expansion logic allows unlimited expansion in word standby supply current (typ = 1.0 µA) with a fast access  
size and depth with no timing penalties. Twin address time at 55 ns over the full temperature range. All versions  
pointers automatically generate internal read and write offer battery backup data retention capability with a  
addresses, and no external address information are typical power consumption at less than 5 µW.  
required for the MHS FIFOs. Address pointers are  
For military/space applications that demand superior  
automatically incremented with the write pin and read  
levels of performance and reliability the L 67205 is  
pin. The 9 bits wide data are used in data communications  
processed according to the methods of the latest revision  
applications where a parity bit for error checking is  
of the MIL STD 883 (class B or S) and/or ESA SCC 9000.  
necessary. The Retransmit pin reset the Read pointer to  
zero without affecting the write pointer. This is very  
useful for retransmitting data when an error is detected in  
the system.  
Features  
D First-in first-out dual port memory  
D Single supply 3.3 ± 0.3 volts  
D 8192 × 9 organisation  
D Fast access time  
D Fully expandable by word width or depth  
D Asynchronous read/write operations  
D Empty, full and half flags in single device mode  
D Retransmit capability  
55, 60, 65 ns, commercial, industrial military  
and automotive  
D Bi-directional applications  
D Battery back-up operation 2 V data retention  
D High performance SCMOS technology  
D Wide temperature range :  
– 55 °C to + 125 °C  
D 67205L low power  
67205V very low power  
Rev. C (10/11/94)  
1

与AL1I-67205L-60相关器件

型号 品牌 获取价格 描述 数据表
AL1I-67205L-65 TEMIC

获取价格

FIFO, 8KX9, 65ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, CERAMIC, DIP-28
AL1I-67205V-55 TEMIC

获取价格

FIFO, 8KX9, 55ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, CERAMIC, DIP-28
AL1I-67205V-60 TEMIC

获取价格

FIFO, 8KX9, 60ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, CERAMIC, DIP-28
AL1I-67205V-65 TEMIC

获取价格

FIFO, 8KX9, 65ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, CERAMIC, DIP-28
AL1J DIOTEC

获取价格

Controlled Avalanche Standard Recovery SMD Rectifier Diodes
AL1K DIOTEC

获取价格

Controlled Avalanche Standard Recovery SMD Rectifier Diodes
AL1K-67130L-45 TEMIC

获取价格

Multi-Port SRAM, 1KX8, 45ns, CMOS, CDIP48,
AL1K-67130L-55 TEMIC

获取价格

Multi-Port SRAM, 1KX8, 55ns, CMOS, CDIP48,
AL1K-67130L-70 TEMIC

获取价格

Multi-Port SRAM, 1KX8, 70ns, CMOS, CDIP48,
AL1K-67130V-45 TEMIC

获取价格

Multi-Port SRAM, 1KX8, 45ns, CMOS, CDIP48,