5秒后页面跳转
AK4145 PDF预览

AK4145

更新时间: 2024-01-20 16:18:45
品牌 Logo 应用领域
AKM 编码器
页数 文件大小 规格书
11页 215K
描述
Digital BTSC Stereo Encoder

AK4145 技术参数

生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.7Is Samacsys:N
其他特性:IT ALSO REQUIRES 1.7V TO 1.9V DIGITAL SUPPLY商用集成电路类型:CONSUMER CIRCUIT
JESD-30 代码:R-PDSO-G16长度:5 mm
功能数量:1端子数量:16
最高工作温度:85 °C最低工作温度:-20 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
表面贴装:YES温度等级:OTHER
端子面层:COPPER端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:4.4 mmBase Number Matches:1

AK4145 数据手册

 浏览型号AK4145的Datasheet PDF文件第3页浏览型号AK4145的Datasheet PDF文件第4页浏览型号AK4145的Datasheet PDF文件第5页浏览型号AK4145的Datasheet PDF文件第7页浏览型号AK4145的Datasheet PDF文件第8页浏览型号AK4145的Datasheet PDF文件第9页 
[AK4145]  
DC CHARACTERISTICS  
(Ta=-2085°C; AVDD=TVDD=1.7~3.6V, DVDD=1.7~1.9V)  
Parameter  
Symbol  
min  
typ  
Max  
Units  
High-Level Input Voltage  
TVDD < 2.7V  
VIH  
VIH  
80%TVDD  
70%TVDD  
-
-
-
-
V
V
TVDD 2.7V  
Low-Level Input Voltage  
TVDD < 2.7V  
VIL  
VIL  
-
-
-
-
20%TVDD  
30%TVDD  
V
V
TVDD 2.7V  
Low-Level Output Voltage (SDA pin: Iout= 3mA)  
Input Leakage Current  
VOL  
Iin  
-
-
-
-
0.4  
± 10  
V
μA  
SWITCHING CHARACTERISTICS  
(Ta=-2085°C; AVDD=2.7 ~ 3.6V, TVDD=1.7~3.6V, DVDD=1. 7~1.9V)  
Parameter  
Master Clock Frequency  
Symbol  
fCLK  
dCLK  
min  
8.192  
40  
typ  
max  
36.8640  
60  
Units  
MHz  
%
Duty Cycle  
LRCK Frequency  
fs  
32  
45  
48  
55  
kHz  
%
Duty Cycle  
Duty  
Audio Interface Timing  
BICK Period  
tBCK  
tBCKL  
tBCKH  
tBLR  
tLRB  
tSDH  
tSDS  
1/128fs  
30  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
BICK Pulse Width Low  
Pulse Width High  
30  
20  
20  
20  
BICK rising to LRCK Edge  
LRCK Edge to BICK rising  
SDTI Hold Time  
(Note 6)  
(Note 6)  
SDTI Setup Time  
20  
Control Interface Timing (I2C Bus)  
SCL Clock Frequency  
fSCL  
tBUF  
tHD:STA  
-
1.3  
0.6  
400  
-
-
kHz  
μs  
μs  
Bus Free Time Between Transmissions  
Start Condition Hold Time  
(prior to first clock pulse)  
Clock Low Time  
tLOW  
tHIGH  
tSU:STA  
tHD:DAT  
tSU:DAT  
tR  
1.3  
0.6  
0.6  
0
0.1  
-
-
0.6  
-
-
-
-
-
-
μs  
μs  
μs  
μs  
μs  
μs  
μs  
μs  
ns  
pF  
Clock High Time  
Setup Time for Repeated Start Condition  
SDA Hold Time from SCL Falling  
SDA Setup Time from SCL Rising  
Rise Time of Both SDA and SCL Lines  
Fall Time of Both SDA and SCL Lines  
Setup Time for Stop Condition  
(Note 7)  
0.3  
0.3  
-
50  
400  
tF  
tSU:STO  
tSP  
Pulse Width of Spike Noise Suppressed by Input Filter  
Capacitive load on bus  
Cb  
0
Reset Timing  
PDN Pulse Width  
(Note 8)  
tPD  
150  
ns  
Note 6. BICK rising edge must not occur at the same time as LRCK edge.  
Note 7. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.  
Note 8. The AK4145 can be reset by bringing the PDN pin = “L”.  
Note 9. I2C is a registered trademark of Philips Semiconductors.  
Rev. 0.3-PB  
2007/12  
- 6 -  
 
 
 

与AK4145相关器件

型号 品牌 描述 获取价格 数据表
AK4145ET AKM Digital BTSC Stereo Encoder

获取价格

AK41512HN-10 ACCUTEK DRAM Module, 512KX1, 100ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格

AK41512HN-12 ACCUTEK DRAM Module, 512KX1, 120ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格

AK41512HN-15 ACCUTEK DRAM Module, 512KX1, 150ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格

AK41512HNI-10 ACCUTEK DRAM Module, 512KX1, 100ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格

AK41512HNI-12 ACCUTEK DRAM Module, 512KX1, 120ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格