ADuM5401/ADuM5402/ADuM5403/ADuM5404
ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY
3.0 V ≤ VDD1 ≤ 3.6 V, VSEL = GNDISO; all voltages are relative to their respective ground. All minimum/maximum specifications apply over
the entire recommended operating range, unless otherwise noted. All typical specifications are at TA = 25°C, VDD1 = 3.3 V, VISO = 3.3 V,
VSEL = GNDISO.
Table 2.
Parameter
DC-TO-DC CONVERTER POWER SUPPLY
Setpoint
Line Regulation
Load Regulation
Symbol
Min
Typ
Max
3.6
5
Unit
Test Conditions/Comments
VISO
3.0
3.3
1
1
V
IISO = 0 mA
IISO = 37.5 mA, VDD1 = 3.0 V to 3.6 V
IISO = 6 mA to 54 mA
VISO(LINE)
VISO(LOAD)
VISO(RIP)
mV/V
%
mV p-p
Output Ripple
50
20 MHz bandwidth, CBO = 0.1 μF║10 μF,
IISO = 54 mA
Output Noise
VISO(N)
130
mV p-p
20 MHz bandwidth, CBO = 0.1 μF║10 μF,
IISO = 54 mA
Switching Frequency
Pulse-Width Modulation Frequency
fOSC
fPWM
180
625
MHz
kHz
iCoupler DATA CHANNELS
DC to 2 Mbps Data Rate1
Maximum Output Supply Current2
Efficiency at Maximum Output Supply
Current3
IDD1 Supply Current, No VISO Load
25 Mbps Data Rate (CRWZ Grade Only)
IDD1 Supply Current, No VISO Load
ADuM5401
IISO(MAX)
60
mA
%
f ≤ 1 MHz, VISO > 3.0 V
IISO = IISO(2,max), f ≤ 1 MHz
36
14
IDD1(Q)
IDD1(D)
20
mA
IISO = 0 mA, f ≤ 1 MHz
44
46
47
51
mA
mA
mA
mA
IISO = 0 mA, CL = 15 pF, f = 12.5 MHz
IISO = 0 mA, CL = 15 pF, f = 12.5 MHz
IISO = 0 mA, CL = 15 pF, f = 12.5 MHz
IISO = 0 mA, CL = 15 pF, f = 12.5 MHz
ADuM5402
ADuM5403
ADuM5404
Available VISO Supply Current4
ADuM5401
ADuM5402
ADuM5403
IISO(LOAD)
42
41
39
38
175
+0.01
mA
mA
mA
mA
mA
μA
V
CL = 15 pF, f = 12.5 MHz
CL = 15 pF, f = 12.5 MHz
CL = 15 pF, f = 12.5 MHz
CL = 15 pF, f = 12.5 MHz
ADuM5404
IDD1 Supply Current, Full VISO Load
I/O Input Currents
Logic High Input Threshold
IDD1(MAX)
IIA, IIB, IIC, IID
VIH
CL = 0 pF, f = 0 MHz, VDD = 3.3 V, IISO = 60 mA
−10
0.7 × VISO,
0.7 × VIDD1
+10
Logic Low Input Threshold
Logic High Output Voltages
VIL
0.3 × VISO,
0.3 × VIDD1
V
V
V
V
V
VOAH, VOBH
VOCH, VODH
,
VDD1 − 0.2, 5.0
VISO − 0.2
VDD1 − 0.5, 4.8
V1SO − 0.5
I
I
I
Ox = −20 μA, VIx = VIxH
Ox = −4 mA, VIx = VIxH
Ox = 20 μA, VIx = VIxL
Logic Low Output Voltages
AC SPECIFICATIONS
VOAL, VOBL
VOCL, VODL
,
0.0
0.1
0.4
0.0
IOx = 4 mA, VIx = VIxL
ADuM5401ARWZ/ADuM5402ARWZ/
ADuM5403ARWZ/ADuM5404ARWZ
Minimum Pulse Width
Maximum Data Rate
Propagation Delay
Pulse Width Distortion, |tPLH − tPHL
Propagation Delay Skew
PW
1000
ns
Mbps
ns
ns
ns
CL = 15 pF, CMOS signal levels
CL = 15 pF, CMOS signal levels
CL = 15 pF, CMOS signal levels
CL = 15 pF, CMOS signal levels
CL = 15 pF, CMOS signal levels
CL = 15 pF, CMOS signal levels
1
tPHL, tPLH
PWD
tPSK
60
100
40
50
|
Channel-to-Channel Matching
tPSKCD/tPSKOD
50
ns
Rev. 0 | Page 5 of 24