Data Sheet
ADuM5210/ADuM5211/ADuM5212
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY
All typical specifications are at TA = 25°C, VDD1 = VDD2 = VDDP = 5 V, V SEL resistor network: R1 = 10 kΩ, R2 = 30.9 kΩ between VISO and
GNDISO. Minimum/maximum specifications apply over the entire recommended operation range, which is 4.5 V ≤ VDD1, VDD2, VDDP ≤ 5.5 V
and −40°C ≤ TA ≤ +105°C, unless otherwise noted. Switching specifications are tested with CL = 15 pF and CMOS signal levels, unless
otherwise noted.
Table 2. DC-to-DC Converter Static Specifications
Parameter
Symbol
Min Typ Max Unit
Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY
Setpoint
Thermal Coefficient
Line Regulation
Load Regulation
Output Ripple
Output Noise
Switching Frequency
Pulse-Width Modulation Frequency fPWM
VISO
5.0
−44
20
1.3
75
200
125
600
V
IISO = 15 mA, R1 = 10 kΩ, R2 = 30.9 kΩ
VISO (TC)
VISO (LINE)
VISO (LOAD)
VISO (RIP)
VISO (NOISE)
fOSC
μV/°C
mV/V
%
mV p-p
mV p-p
MHz
kHz
IISO = 15 mA, VDDP = 4.5 V to 5.5 V
IISO = 3 mA to 27 mA
20 MHz bandwidth, CBO = 0.1 µF||10 µF, IISO = 27 mA
CBO = 0.1 µF||10 µF, IISO = 27 mA
3
Output Supply
Efficiency at IISO (MAX)
IDDP, No VISO Load
IDDP, Full VISO Load
Thermal Shutdown
Shutdown Temperature
Thermal Hysteresis
IISO (MAX)
30
mA
%
mA
mA
5.5 V > VISO > 4.5 V
IISO = 27 mA
29
6.8
30
IDDP (Q)
IDDP (MAX)
12
154
10
°C
°C
Table 3. Data Channel Supply Current
1 Mbps—A, B, C Grades
25 Mbps—B, C Grades
100 Mbps—C Grade
Test Conditions/
Comments
Parameter
Symbol
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
SUPPLY CURRENT
ADuM5210
1.1
2.7
2.1
2.3
2.7
1.1
1.6
4.5
2.7
2.9
4.5
1.6
6.2
4.8
4.9
4.7
4.8
6.2
7.0
7.0
6.5
6.5
7.0
7.0
20
25
15
19
19
15
25
IDD1
IDD2
IDD1
IDD2
IDD1
IDD2
mA
mA
mA
mA
mA
mA
CL = 0 pF
CL = 0 pF
CL = 0 pF
CL = 0 pF
CL = 0 pF
CL = 0 pF
9.5
15
ADuM5211
ADuM5212
15.6
9.5
20
Table 4. Switching Specifications
A Grade
B Grade
C Grade
Test Conditions/
Comments
Parameter
Symbol Min
Typ Max Min Typ Max Min Typ Max Unit
SWITCHING SPECIFICATIONS
Data Rate
Propagation Delay
Pulse Width Distortion
Pulse Width
Propagation Delay Skew
Channel Matching
Codirectional
Opposing Direction
Jitter
1
50
10
25
35
3
100
24
2
Mbps Within PWD limit
13
10
tPHL, tPLH
PWD
PW
tPSK
18
ns
ns
ns
ns
50% input to 50% output
|tPLH − tPHL
Within PWD limit
|
1000
40
38
12
9
Between any two units
tPSKCD
tPSKOD
5
10
3
6
2
5
ns
ns
ns
2
2
1
Rev. 0 | Page 3 of 24