ADuM220N/ADuM221N/ADuM225N/ADuM226N
Data Sheet
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
AC SPECIFICATIONS
Output Rise/Fall Time
tR/tF
2.5
ns
10% to 90%
Common-Mode Transient
Immunity6
|CMH|
75
75
100
kV/µs
VIx = VDDx, VCM = 1000 V,
transient magnitude = 800 V
VIx = 0 V, VCM = 1000 V,
|CML|
100
kV/µs
transient magnitude = 800 V
1 IOx is the Channel x output current, where x is A or B.
2 VIxH is the input side logic high.
3 VIxL is the input side logic low.
4 VI is the voltage input.
5 N0 refers to the ADuM220N0/ADuM221N0/ADuM225N0/ADuM226N0 models, and N1 refers to the ADuM220N1/ADuM221N1/ADuM225N1/ADuM226N1 models. See
the Ordering Guide section.
6 |CMH| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (VO) > 0.8 VDDx. |CML| is the maximum common-
mode voltage slew rate that can be sustained while maintaining VO > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode
voltage edges.
Table 2. Total Supply Current vs. Data Throughput
1 Mbps
Typ
25 Mbps
Typ
100 Mbps
Typ
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
SUPPLY CURRENT
ADuM220N/ADuM225N
Supply Current Side 1
Supply Current Side 2
ADuM221N/ADuM226N
Supply Current Side 1
Supply Current Side 2
IDD1
IDD2
3.7
1.4
6.8
2.0
4.2
2.2
7.2
3.2
6.2
4.8
9.3
8.1
mA
mA
IDD1
IDD2
2.6
3.0
4.5
4.9
3.2
3.7
5.4
5.9
5.4
5.9
8.2
8.6
mA
mA
ELECTRICAL CHARACTERISTICS—3.3 V OPERATION
All typical specifications are at TA = 25°C, VDD1 = VDD2 = 3.3 V. Minimum/maximum specifications apply over the entire recommended
operation range: 3.0 V ≤ VDD1 ≤ 3.6 V, 3.0 V ≤ VDD2 ≤ 3.6 V, and −40°C ≤ TA ≤ +125°C, unless otherwise noted. Switching specifications
are tested with CL = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
SWITCHING SPECIFICATIONS
Pulse Width
Data Rate
Propagation Delay
Pulse Width Distortion
Change vs. Temperature
Propagation Delay Skew
PW
6.6
150
4.8
ns
Mbps
ns
ns
ps/°C
ns
Within PWD limit
Within PWD limit
50% input to 50% output
|tPLH − tPHL|
tPHL, tPLH
PWD
6.8
0.7
1.5
14
3
tPSK
7.0
Between any two units at the same
temperature, voltage, and load
Channel Matching
Codirectional
Opposing Direction
Jitter
tPSKCD
tPSKOD
0.7
0.7
290
45
3.0
3.0
ns
ns
ps p-p
ps rms
See the Jitter Measurement section
See the Jitter Measurement section
DC SPECIFICATIONS
Input Threshold
Logic High
VIH
VIL
0.7 × VDDx
V
V
Logic Low
0.3 × VDDx
Rev. 0 | Page 4 of 23