5秒后页面跳转
ADuM1201WSRZ PDF预览

ADuM1201WSRZ

更新时间: 2024-02-22 18:12:12
品牌 Logo 应用领域
亚德诺 - ADI 光电二极管
页数 文件大小 规格书
28页 444K
描述
Dual-Channel Digital Isolators

ADuM1201WSRZ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP,针数:8
Reach Compliance Code:unknown风险等级:5.57
模拟集成电路 - 其他类型:ANALOG CIRCUITJESD-30 代码:R-PDSO-G8
JESD-609代码:e3长度:4.9 mm
湿度敏感等级:1功能数量:1
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
座面最大高度:1.75 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:MATTE TIN
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:3.9 mmBase Number Matches:1

ADuM1201WSRZ 数据手册

 浏览型号ADuM1201WSRZ的Datasheet PDF文件第21页浏览型号ADuM1201WSRZ的Datasheet PDF文件第22页浏览型号ADuM1201WSRZ的Datasheet PDF文件第23页浏览型号ADuM1201WSRZ的Datasheet PDF文件第25页浏览型号ADuM1201WSRZ的Datasheet PDF文件第26页浏览型号ADuM1201WSRZ的Datasheet PDF文件第27页 
ADuM1200/ADuM1201  
Data Sheet  
APPLICATIONS INFORMATION  
The ADuM120x are extremely immune to external magnetic  
fields. The limitation on the magnetic field immunity of the  
ADuM120x is set by the condition in which induced voltage in  
the receiving coil of the transformer is sufficiently large enough  
to either falsely set or reset the decoder. The following analysis  
defines the conditions under which this can occur. The 3 V  
operating condition of the ADuM120x is examined because  
it represents the most susceptible mode of operation.  
PCB LAYOUT  
The ADuM120x digital isolators require no external interface  
circuitry for the logic interfaces. Power supply bypassing is  
strongly recommended at the input and output supply pins.  
The capacitor value should be between 0.01 μF and 0.1 μF.  
The total lead length between both ends of the capacitor and  
the input power supply pin should not exceed 20 mm.  
See the AN-1109 Application Note for board layout guidelines.  
The pulses at the transformer output have an amplitude greater  
than 1.0 V. The decoder has a sensing threshold at about 0.5 V,  
therefore establishing a 0.5 V margin in which induced voltages  
can be tolerated. The voltage induced across the receiving coil is  
given by  
PROPAGATION DELAY-RELATED PARAMETERS  
Propagation delay is a parameter that describes the time it takes  
a logic signal to propagate through a component. The propagation  
delay to a logic low output can differ from the propagation delay  
to a logic high output.  
2
V = (−dβ/dt)Σ∏rn ; n = 1, 2, … , N  
where:  
INPUT (V  
)
50%  
Ix  
β is the magnetic flux density (gauss).  
N is the number of turns in the receiving coil.  
rn is the radius of the nth turn in the receiving coil (cm).  
tPLH  
tPHL  
OUTPUT (V  
)
50%  
Ox  
Figure 12. Propagation Delay Parameters  
Given the geometry of the receiving coil in the ADuM120x and  
an imposed requirement that the induced voltage be 50% at  
most of the 0.5 V margin at the decoder, a maximum allowable  
magnetic field is calculated, as shown in Figure 13.  
Pulse width distortion is the maximum difference between  
these two propagation delay values and is an indication of  
how accurately the timing of the input signal is preserved.  
100  
Channel-to-channel matching refers to the maximum amount  
that the propagation delay differs between channels within a  
single ADuM120x component.  
10  
1
Propagation delay skew refers to the maximum amount that  
the propagation delay differs between multiple ADuM120x  
components operating under the same conditions.  
0.1  
DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY  
0.01  
0.001  
Positive and negative logic transitions at the isolator input send  
narrow (~1 ns) pulses to the decoder via the transformer. The  
decoder is bistable and is therefore either set or reset by the pulses,  
indicating input logic transitions. In the absence of logic transi-  
tions of more than ~1 μs at the input, a periodic set of refresh  
pulses indicative of the correct input state is sent to ensure dc  
correctness at the output. If the decoder receives no internal  
pulses for more than about 5 μs, the input side is assumed to be  
unpowered or nonfunctional, in which case the isolator output  
is forced to a default state (see Table 17 and Table 18) by the  
watchdog timer circuit.  
1k  
10k  
100k  
1M  
10M  
100M  
MAGNETIC FIELD FREQUENCY (Hz)  
Figure 13. Maximum Allowable External Magnetic Flux Density  
Rev. I | Page 24 of 28  
 
 

与ADuM1201WSRZ相关器件

型号 品牌 描述 获取价格 数据表
ADUM1201WSRZ35 ADI Interface Circuit

获取价格

ADUM1201WSRZ35-RL7 ADI Interface Circuit

获取价格

ADUM1201WSRZ53 ADI Interface Circuit

获取价格

ADUM1201WSRZ53-RL7 ADI Interface Circuit

获取价格

ADuM1201WSRZ-RL7 ADI Dual-Channel Digital Isolators

获取价格

ADuM1201WTRZ ADI Dual-Channel Digital Isolators

获取价格