ADSP-BF522/ADSP-BF523/ADSP-BF524/ADSP-BF525/ADSP-BF526/ADSP-BF527
controller to prioritize and control all system events. Conceptu-
ally, interrupts from the peripherals enter into the SIC and are
then routed directly into the general-purpose interrupts of the
CEC.
Table 2. Core Event Controller (CEC)
Priority
(0 is Highest) Event Class
EVT Entry
EMU
0
Emulation/Test Control
RESET
Core Event Controller (CEC)
1
RST
The CEC supports nine general-purpose interrupts (IVG15–7),
in addition to the dedicated interrupt and exception events. Of
these general-purpose interrupts, the two lowest-priority
interrupts (IVG15–14) are recommended to be reserved for
software interrupt handlers, leaving seven prioritized interrupt
inputs to support the peripherals of the processor. Table 2
describes the inputs to the CEC, identifies their names in the
event vector table (EVT), and lists their priorities.
2
Nonmaskable Interrupt
Exception
NMI
3
EVX
4
Reserved
—
5
Hardware Error
IVHW
IVTMR
IVG7
6
Core Timer
7
General-Purpose Interrupt 7
General-Purpose Interrupt 8
General-Purpose Interrupt 9
General-Purpose Interrupt 10
General-Purpose Interrupt 11
General-Purpose Interrupt 12
General-Purpose Interrupt 13
General-Purpose Interrupt 14
General-Purpose Interrupt 15
8
IVG8
System Interrupt Controller (SIC)
9
IVG9
10
11
12
13
14
15
IVG10
IVG11
IVG12
IVG13
IVG14
IVG15
The system interrupt controller provides the mapping and rout-
ing of events from the many peripheral interrupt sources to the
prioritized general-purpose interrupt inputs of the CEC.
Although the processor provides a default mapping, the user
can alter the mappings and priorities of interrupt events by writ-
ing the appropriate values into the interrupt assignment
registers (SIC_IARx). Table 3 describes the inputs into the SIC
and the default mappings into the CEC.
Table 3. System Interrupt Controller (SIC)
General Purpose
Default
Core Interrupt ID
SIC Registers
Peripheral Interrupt Event
PLL Wakeup Interrupt
DMA Error 0 (generic)
DMAR0 Block Interrupt
DMAR1 Block Interrupt
DMAR0 Overflow Error
DMAR1 Overflow Error
PPI Error
Interrupt (at RESET) Peripheral Interrupt ID
IVG7
IVG7
IVG7
IVG7
IVG7
IVG7
IVG7
IVG7
IVG7
IVG7
IVG7
IVG7
IVG7
IVG7
IVG8
IVG8
IVG9
IVG9
IVG9
IVG9
IVG10
IVG10
IVG10
IVG10
IVG10
IVG10
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
2
2
2
2
3
3
3
3
3
3
IAR0 IMASK0, ISR0, IWR0
IAR0 IMASK0, ISR0, IWR0
IAR0 IMASK0, ISR0, IWR0
IAR0 IMASK0, ISR0, IWR0
IAR0 IMASK0, ISR0, IWR0
IAR0 IMASK0, ISR0, IWR0
IAR0 IMASK0, ISR0, IWR0
IAR0 IMASK0, ISR0, IWR0
IAR1 IMASK0, ISR0, IWR0
IAR1 IMASK0, ISR0, IWR0
IAR1 IMASK0, ISR0, IWR0
IAR1 IMASK0, ISR0, IWR0
IAR1 IMASK0, ISR0, IWR0
IAR1 IMASK0, ISR0, IWR0
IAR1 IMASK0, ISR0, IWR0
IAR1 IMASK0, ISR0, IWR0
IAR2 IMASK0, ISR0, IWR0
IAR2 IMASK0, ISR0, IWR0
IAR2 IMASK0, ISR0, IWR0
IAR2 IMASK0, ISR0, IWR0
IAR2 IMASK0, ISR0, IWR0
IAR2 IMASK0, ISR0, IWR0
IAR2 IMASK0, ISR0, IWR0
IAR2 IMASK0, ISR0, IWR0
IAR3 IMASK0, ISR0, IWR0
IAR3 IMASK0, ISR0, IWR0
1
2
3
4
5
6
MAC Status
7
SPORT0 Status
8
SPORT1 Status
9
Reserved
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
Reserved
UART0 Status
UART1 Status
RTC
DMA Channel 0 (PPI/NFC)
DMA Channel 3 (SPORT0 RX)
DMA Channel 4 (SPORT0 TX)
DMA Channel 5 (SPORT1 RX)
DMA Channel 6 (SPORT1 TX)
TWI
DMA Channel 7 (SPI)
DMA Channel 8 (UART0 RX)
DMA Channel 9 (UART0 TX)
DMA Channel 10 (UART1 RX)
DMA Channel 11 (UART1 TX)
Rev. D
|
Page 7 of 88 | July 2013