Datasheet > ADSP-21365KBCZ-1AA

ADSP-21365KBCZ-1AA

更新时间： 2024-02-02 14:33:32

品牌	Logo	应用领域
亚德诺 - ADI		时钟外围集成电路
页数	文件大小	规格书
56页	2873K
描述
IC 16-BIT, 55.55 MHz, OTHER DSP, PBGA136, LEAD FREE, MO-205AE, CSBGA-136, Digital Signal Processor

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ADSP-21365KBCZ-1AA 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	LEAD FREE, MO-205AE, CSBGA-136	针数：	136
Reach Compliance Code：	unknown	ECCN代码：	3A991.A.2
HTS代码：	8542.31.00.01	风险等级：	5.84
其他特性：	ALSO REQUIRES 3.3V SUPPLY	地址总线宽度：	16
桶式移位器：	YES	位大小：	32
边界扫描：	YES	最大时钟频率：	55.55 MHz
外部数据总线宽度：	16	格式：	FLOATING POINT
内部总线架构：	MULTIPLE	JESD-30 代码：	S-PBGA-B136
JESD-609代码：	e1	长度：	12 mm
低功率模式：	NO	湿度敏感等级：	3
端子数量：	136	最高工作温度：	70 °C
最低工作温度：		封装主体材料：	PLASTIC/EPOXY
封装代码：	LFBGA	封装等效代码：	BGA136,14X14,32
封装形状：	SQUARE	封装形式：	GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）：	260	电源：	1.2,3.3 V
认证状态：	Not Qualified	RAM（字数）：	98304
座面最大高度：	1.7 mm	子类别：	Digital Signal Processors
最大供电电压：	1.26 V	最小供电电压：	1.14 V
标称供电电压：	1.2 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子面层：	Tin/Silver/Copper (Sn/Ag/Cu)	端子形式：	BALL
端子节距：	0.8 mm	端子位置：	BOTTOM
处于峰值回流温度下的最长时间：	40	宽度：	12 mm
uPs/uCs/外围集成电路类型：	DIGITAL SIGNAL PROCESSOR, OTHER

ADSP-21365KBCZ-1AA 数据手册

浏览型号ADSP-21365KBCZ-1AA的Datasheet PDF文件第2页

浏览型号ADSP-21365KBCZ-1AA的Datasheet PDF文件第3页

浏览型号ADSP-21365KBCZ-1AA的Datasheet PDF文件第4页

浏览型号ADSP-21365KBCZ-1AA的Datasheet PDF文件第6页

浏览型号ADSP-21365KBCZ-1AA的Datasheet PDF文件第7页

ADSP-21365

CLKOUT

CLKIN

CLOCK

ALE

X TAL

LATCH

AD1 5-0

ADDR

CLK_CFG1-0

PARALLEL

PORT

RAM, ROM

BOO T ROM

I/O DEVICE

BOOTCFG1-0

FLAG3-1

DATA

FLAG0

ADC

(OPTIONAL)

CLK

DAI_P1

DAI_ P2

DAI_ P3

S DAT

S CLK0

S FS0

SRU

S D0A

S D0B

DAC

(OPTIONAL)

CLK

DAI_P 18

SP ORT0-5

TIME RS

SPDIF

S DAT

DAI_P 19

DAI_ P2 0

SRC

IDP

S PI

CLK

PCGA

P CG B

DAI

RES ET

JTAG

Figure 2. ADSP-21365 System Sample Configuration

Independent, Parallel Computation Units

Single-Cycle Fetch of Instruction and Four Operands

Within each processing element is a set of computational units.

The computational units consist of an arithmetic/logic unit

(ALU), multiplier, and shifter. These units perform all opera-

tions in a single cycle. The three units within each processing

element are arranged in parallel, maximizing computational

throughput. Single multifunction instructions execute parallel

ALU and multiplier operations. In SIMD mode, the parallel

ALU and multiplier operations occur in both processing ele-

ments. These computation units support IEEE 32-bit single-

precision floating-point, 40-bit extended-precision floating-

point, and 32-bit fixed-point data formats.

The ADSP-21365 features an enhanced Harvard architecture in

which the data memory (DM) bus transfers data and the pro-

gram memory (PM) bus transfers both instructions and data

(see Figure 1 on Page 1). With the processor’s separate program

and data memory buses and on-chip instruction cache, the pro-

cessor can simultaneously fetch four operands (two over each

data bus) and one instruction (from the cache), all in a single

cycle.

Instruction Cache

The ADSP-21365 includes an on-chip instruction cache that

enables three-bus operation for fetching an instruction and four

data values. The cache is selective—only the instructions whose

fetches conflict with PM bus data accesses are cached. This

cache allows full-speed execution of core, looped operations

such as digital filter multiply-accumulates, and FFT butterfly

processing.

Data Register File

A general-purpose data register file is contained in each pro-

cessing element. The register files transfer data between the

computation units and the data buses, and store intermediate

results. These 10-port, 32-register (16 primary, 16 secondary)

vard architecture, allow unconstrained data flow between

computation units and internal memory. The registers in PEX

are referred to as R0–R15 and in PEY as S0–S15.

Data Address Generators With Zero-Overhead Hardware

Circular Buffer Support

The ADSP-21365’s two data address generators (DAGs) are

used for indirect addressing and implementing circular data

buffers in hardware. Circular buffers allow efficient program-

ming of delay lines and other data structures required in digital

Rev. 0

Page 5 of 56

October 2005

1 2 3 456 7 8...56

下载PDF

与ADSP-21365KBCZ-1AA相关器件

型号	品牌	描述	获取价格	数据表
ADSP-21365KBCZ-1AX	ADI	IC 16-BIT, 55.55 MHz, OTHER DSP, PBGA136, LEAD FREE, MO-205AE, BGA-136, Digital Signal Pro	获取价格
ADSP-21365KSQZ-1AA	ADI	IC 16-BIT, 55.55 MHz, OTHER DSP, PQFP144, LEAD FREE, MS-026BFB-HD, LQFP-144, Digital Signa	获取价格
ADSP-21365KSQZ-1AX	ADI	IC 16-BIT, 55.55 MHz, OTHER DSP, PQFP144, LEAD FREE, MS-026BFB-HD, LQFP-144, Digital Signa	获取价格
ADSP-21365SBBC-ENG	ADI	SHARC Processor	获取价格
ADSP-21365SBBCZENG	ADI	SHARC Processor	获取价格
ADSP-21365SBSQ-ENG	ADI	SHARC Processor	获取价格

与ADSP-21365KBCZ-1AA相关文章

INA226 高精度电流和功率监控器：资料手册参数分析
2024-05-09

2
SI2302 N沟道MOSFET：资料手册参数分析
2024-05-09

2
PAM8403音频功率放大器：资料手册参数分析
2024-05-09

3
LAN8720以太网收发器：资料手册参数分析
2024-05-09

5

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-21365KBCZ-1AA

ADSP-21365KBCZ-1AA 技术参数

ADSP-21365KBCZ-1AA 数据手册

与ADSP-21365KBCZ-1AA相关器件

与ADSP-21365KBCZ-1AA相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-21365KBCZ-1AA

ADSP-21365KBCZ-1AA 技术参数

ADSP-21365KBCZ-1AA 数据手册

与ADSP-21365KBCZ-1AA相关器件

与ADSP-21365KBCZ-1AA相关文章

您还可以找

您在本页遇到什么问题？