ADP3422–SPECIFICATIONS (continued)
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
LOW-SIDE DRIVE CONTROL
Output Voltage (CMOS Output)
VDRVLSD
IDRVLSD
DPRSLP = H
DPRSLP = L
VDRVLSD = 1.5 V
DPRSLP = L
DPRSLP = H
0.4
VCC
V
V
0.7 VCC
Output Current
+0.4
–0.4
mA
mA
OVER/REVERSE VOLTAGE
PROTECTION
Over-Voltage Threshold
VCOREFB,OVP VCOREFB Rising
VCOREFB Falling
VCOREFB,RVP VCOREFB Falling
2.0
1.8
–0.3
–0.05
2.2
10
V
V
V
V
Reverse-Voltage Threshold
VCOREFB Rising
Output Current (Open Drain Output) ICLAMP
VCLAMP = 1.5 V
COREFB = 2.2 V
VCOREFB = VDACOUT = 1.25 V
V
µA
mA
1
4
NOTES
1All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.
2Two test conditions:
1. PWRGD is OK but forced to fail by applying an out-of-the-CoreGood-window voltage (VCOREFB,BAD = 1.0 V at VVID = 1.25 V setting) to the COREFB pin right
after the moment that BOM or DPRSLP is asserted/deasserted. PWRGD should not fail immediately, only with the specified blanking delay time.
2. PWRGD is forced to fail (VCOREFB,BAD = 1.0 V at VVID = 1.25 V setting) but gets into the CoreGood-window (VCOREFB,GOOD = 1.25 V) right after the moment that
BOM or DPRSLP is asserted/deasserted. PWRGD should not go high immediately, only with the specified blanking delay time.
3Guaranteed by characterization.
4Measured from 50% of VID code transition amplitude to the point where VDACOUT settles within 1% of its steady state value.
540 mV p-p amplitude impulse with 20 mV overdrive. Measured from the input threshold intercept point to 50% of the output voltage swing.
6Measured between the 30% and 70% points of the output voltage swing.
Specifications subject to change without notice.
–4–
REV. 0