ADP1740/ADP1741
Preliminary Technical Data
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
PIN 1
PIN 1
INDICATOR
INDICATOR
12 OUT
11 OUT
10 OUT
IN
IN
1
2
3
4
12 OUT
11 OUT
10 OUT
IN
IN
1
2
3
4
ADP1740
TOP VIEW
(Not to Scale)
ADP1741
TOP VIEW
(Not to Scale)
IN
IN
EN
9
SENSE
EN
9 ADJ
NC = NO CONNECT
NC = NO CONNECT
Figure 3. ADP1740 Pin Configuration
Figure 4. ADP1741 Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
ADP1741
Mnemonic Description
ADP1740
1, 2, 3, 15, 16
1, 2, 3, 15, 16
IN
Regulator Input Supply. Bypass IN to GND with a 4.7 μF or greater capacitor. Note
that all five pins must be connected to source
4
5
4
5
EN
PG
Enable Input. Drive EN high to turn on the regulator; drive it low to turn off the
regulator. For automatic startup, connect EN to IN.
Power Good. This open-drain output requires an external pull-up resistor to IN. If
part is in shutdown, current limit, thermal shutdown, or falls below 90% of the
nominal output voltage, PG immediately transitions low.
6
7
8
9
6
7
8
N/A
GND
SS
NC
Ground.
Soft Start. A capacitor connected to this pin determines the soft start time.
Not connected. No internal connection
Sense. Measures the actual output voltage at the load and feeds it to the error
amplifier. Connect SENSE as close as possible to the load to minimize the effect of IR
drop between the regulator output and the load.
SENSE
N/A
9
ADJ
Adjust. A resistor divider from OUT to ADJ sets the output voltage.
10, 11, 12, 13, 14
10, 11, 12, 13, 14
OUT
Regulated Output Voltage. Bypass OUT to GND with a 4.7 μF or greater capacitor.
Note that all five pins must be connected to load
EP
EP
Exposed pad on the bottom of the LFCSP package. EP enhances thermal
performance and is electrically connected to GND inside the package. It is
recommended to connect EP to the ground plane on the board.
©2007 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
PR07081-0-11/07(PrA)
Rev. PrA | Page 6 of 6