5秒后页面跳转
ADN2850BRU25-RL7 PDF预览

ADN2850BRU25-RL7

更新时间: 2024-01-06 13:01:24
品牌 Logo 应用领域
亚德诺 - ADI 电阻器
页数 文件大小 规格书
20页 474K
描述
Nonvolatile Memory, Dual 1024 Position Programmable Resistors

ADN2850BRU25-RL7 数据手册

 浏览型号ADN2850BRU25-RL7的Datasheet PDF文件第4页浏览型号ADN2850BRU25-RL7的Datasheet PDF文件第5页浏览型号ADN2850BRU25-RL7的Datasheet PDF文件第6页浏览型号ADN2850BRU25-RL7的Datasheet PDF文件第8页浏览型号ADN2850BRU25-RL7的Datasheet PDF文件第9页浏览型号ADN2850BRU25-RL7的Datasheet PDF文件第10页 
ADN2850  
Table I. 24-Bit Serial Data-Word  
Data Byte 1  
MSB  
Instruction Byte 0  
Data Byte 0  
LSB  
RDAC  
C3 C2 C1 C0  
0
0
0
A0  
X
X
X
X
X
X
D9 D8 D7 D6 D5 D4 D3 D2 D1 D0  
EEMEM C3 C2 C1 C0 A3 A2 A1 A0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0  
Command bits are C0 to C3. Address bits are A3–A0. Data bits D0 to D9 are applicable to RDAC wiper register whereas D0 to D15 are applicable to EEMEM  
Register. Command instruction codes are defined in Table II.  
Table II. Instruction Operation Truth Table1, 2, 3  
Inst  
Instruction Byte 0  
Data Byte 1  
Data Byte 0 Operation  
Number B23 • • • • • • • • • • • • • • • • B16 B15 • • • • • • B8 B7 • • • • • B0  
C3 C2 C1 C0 A3 A2 A1 A0 X • • • • D9 D8  
D7 • • • • • D0  
0
1
0
0
0
0
X
X
X
X
X • • • • X X  
X • • • • • • X NOP: Do nothing. See Table XI for Programming  
example.  
0
0
0
1
0
0
0
A0 X • • • • X X  
X • • • • • • X Retrieve contents of EEMEM(A0) to RDAC(A0)  
Register. This command leaves device in the Read  
Program power state. To return part to the idle state,  
perform NOP instruction 0. See Table XI.  
2
0
0
0
0
0
0
1
1
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
0
1
0
0
0
A0 X • • • • X X  
X • • • • • • X SAVE WIPER SETTING: Write contents of RDAC(A0)  
to EEMEM(A0). See Table X.  
34  
45  
55  
65  
75  
8
A3 A2 A1 A0 D15 • • • • D8  
D7 • • • • • D0 Write contents of Serial Register Data Bytes 0 and  
1 (total 16-bit) to EEMEM(ADDR). See Table XIII.  
0
0
0
A0 X • • • • X X  
X • • • • X X  
A0 X • • • • X X  
X • • • • • • X Decrement 6 dB: Right shift contents of RDAC(A0)  
Register, stops at all “Zeros.”  
X
0
X
0
X
0
X
X • • • • • • X Decrement All 6 dB: Right shift contents of all RDAC  
Registers, stops at all “Zeros.”  
X • • • • • • X Decrement contents of RDAC(A0) by “One,” stops  
at all “Zeros.”  
X
X
X
X
X
X
X
X
X • • • • X X  
X • • • • X X  
X • • • • • • X Decrement contents of all RDAC Registers by  
“One,” stops at all “Zeros.”  
X • • • • • • X RESET: Load all RDACs with their corresponding  
EEMEM previously saved values.  
9
A3 A2 A1 A0 X • • • • X X  
X • • • • • • X Transfer contents of EEMEM (ADDR) to Serial  
Register Data Bytes 0 and 1, and previously stored  
data can be read out from the SDO pin. See Table XIV.  
10  
1
0
1
0
0
0
0
A0 X • • • • X X  
X • • • • • • X Transfer contents of RDAC (A0) to Serial Register  
Data Bytes 0 and 1, and wiper setting can be read  
from the SDO pin. See Table XV.  
11  
1
1
1
1
1
0
1
1
1
1
1
0
0
1
1
1
0
1
0
1
0
0
0
A0 X • • • • D9 D8  
A0 X • • • • X X  
D7 • • • • • D0 Write contents of Serial Register Data Bytes 0 and  
1 (total 11-bit) to RDAC(A0). See Table IX.  
125  
135  
145  
0
0
0
X • • • • • • X Increment 6 dB: Left shift contents of RDAC(A0),  
stops at all “Ones.” See Table XII.  
X
0
X
0
X
0
X
X • • • • X X  
A0 X • • • • X X  
X • • • • X X  
X • • • • • • X Increment All 6 dB: Left shift contents of all RDAC  
Registers, stops at all “Ones.”  
X • • • • • • X Increment contents of RDAC(A0) by “One,” stops  
at all “Ones.” See Table X.  
155  
X
X
X
X
X • • • • • • X Increment contents of all RDAC Registers by “One,”  
stops at all “Ones.”  
NOTES  
1The SDO output shifts out the last 24 bits of data clocked into the serial register for daisy-chain operation. Exception: for any instruction following Instruction 9 or 10,  
the selected internal register data will be present in data byte 0 and 1. The instructions following 9 and 10 must also be a full 24-bit data-word to completely clock out  
the contents of the serial register.  
2The RDAC register is a volatile scratch pad register that is refreshed at power ON from the corresponding nonvolatile EEMEM register.  
3Execution of the above operations takes place when the CS strobe returns to logic high.  
4Instruction 3 writes 2 data bytes (total 16-bit) to EEMEM. But in the cases of addresses 0 and 1, only the last 10 bits are valid for wiper position setting.  
5The increment, decrement, and shift commands ignore the contents of the shift register data bytes 0 and 1.  
REV. B  
–7–  

与ADN2850BRU25-RL7相关器件

型号 品牌 描述 获取价格 数据表
ADN2850BRUZ25 ADI Nonvolatile Memory, Dual 1024-Position Digital Resistor

获取价格

ADN2850BRUZ25-RL7 ADI Nonvolatile Memory, Dual 1024-Position Digital Resistor

获取价格

ADN2855 ADI Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps Burst Mode Clock and Data Recovery IC with

获取价格

ADN2855ACPZ ADI Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps Burst Mode Clock and Data Recovery IC with

获取价格

ADN2855ACPZ-R7 ADI Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps Burst Mode Clock and Data Recovery IC with

获取价格

ADN2855-EVALZ ADI Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps Burst Mode Clock and Data Recovery IC with

获取价格