ADF4113

更新时间： 2024-02-29 03:00:30

品牌	Logo	应用领域
亚德诺 - ADI		射频
页数	文件大小	规格书
24页	263K
描述
RF PLL Frequency Synthesizers

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ADF4113 技术参数

是否无铅：	含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	TSSOP
包装说明：	TSSOP, TSSOP16,.25	针数：	16
Reach Compliance Code：	compliant	ECCN代码：	5A991.B
HTS代码：	8542.39.00.01	风险等级：	5.41
其他特性：	6-BIT SWALLOW COUNTER:0 TO 63	模拟集成电路 - 其他类型：	PLL FREQUENCY SYNTHESIZER
JESD-30 代码：	R-PDSO-G16	JESD-609代码：	e3
长度：	5 mm	湿度敏感等级：	1
功能数量：	1	端子数量：	16
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装等效代码：	TSSOP16,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	峰值回流温度（摄氏度）：	260
电源：	3/5 V	认证状态：	Not Qualified
座面最大高度：	1.2 mm	子类别：	PLL or Frequency Synthesis Circuits
最大供电电流 (Isup)：	11 mA	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	2.7 V	标称供电电压 (Vsup)：	3 V
表面贴装：	YES	技术：	BICMOS
温度等级：	INDUSTRIAL	端子面层：	Matte Tin (Sn)
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	30
宽度：	4.4 mm	Base Number Matches：	1

ADF4113 数据手册

ADF4110/ADF4111/ADF4112/ADF4113

PIN FUNCTION DESCRIPTIONS

Pin No. Mnemonic

Function

R_SET

Connecting a resistor between this pin and CPGND sets the maximum charge pump output current. The

nominal voltage potential at the R_SETpin is 0.56 V. The relationship between I_CPand R_SETis

23.5

I_{CP max}

R_SET

So, with R_SET= 4.7 kΩ, I_CPmax= 5 mA.

Charge Pump Output. When enabled this provides

external VCO.

I_CPto the external loop filter, which in turn drives the

CPGND

AGND

RF_INB

Charge Pump Ground. This is the ground return path for the charge pump.

Analog Ground. This is the ground return path of the prescaler.

Complementary Input to the RF Prescaler. This point should be decoupled to the ground plane with

a small bypass capacitor, typically 100 pF. See Figure 25.

RF_INA

AV_DD

Input to the RF Prescaler. This small signal input is normally ac-coupled from the VCO.

Analog Power Supply. This may range from 2.7 V to 5.5 V. Decoupling capacitors to the analog ground

plane should be placed as close as possible to this pin. AV_DDmust be the same value as DV_DD

REF_IN

Reference Input. This is a CMOS input with a nominal threshold of V_DD/2 and an equivalent input resis-

tance of 100 kΩ. See Figure 24. This input can be driven from a TTL or CMOS crystal oscillator or

it can be ac-coupled.

DGND

Digital Ground.

Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into three-

state mode. Taking the pin high will power up the device depending on the status of the power-down bit F2.

CLK

Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into

the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.

Serial Data Input. The serial data is loaded MSB ﬁrst with the two LSBs being the control bits. This

input is a high impedance CMOS input.

Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one

of the four latches, the latch being selected using the control bits.

This multiplexer output allows either the Lock Detect, the scaled RF or the scaled Reference Frequency

to be accessed externally.

Digital Power Supply. This may range from 2.7 V to 5.5 V. Decoupling capacitors to the digital ground

DATA

MUXOUT

DV_DD

V_P

plane should be placed as close as possible to this pin. DV_DDmust be the same value as AV_DD

Charge Pump Power Supply. This should be greater than or equal to V_DD. In systems where V_DDis 3 V,

it can be set to 6 V and used to drive a VCO with a tuning range of up to 6 V.

PIN CONFIGURATIONS

TSSOP

CHIP SCALE PACKAGE

SET

15 DV

ADF4110

ADF4111

ADF4112

ADF4113

14 MUXOUT

13 LE

CPGND

AGND

CPGND

AGND

MUXOUT

ADF4110

ADF4111

ADF4112

ADF4113

TOP VIEW 12

(Not to Scale)

DATA

CLK

DATA

CLK

TOP VIEW

(Not to Scale)

DGND

REF

–5–

REV. 0

1 2 3 456 7 8...24

下载PDF

与ADF4113相关器件

型号	品牌	描述	获取价格	数据表
ADF4113_15	ADI	RF PLL Frequency Synthesizers	获取价格
ADF4113BCHIPS	ADI	RF PLL Frequency Synthesizers	获取价格
ADF4113BCP	ADI	RF PLL Frequency Synthesizers	获取价格
ADF4113BCP-REEL	ADI	IC PLL FREQUENCY SYNTHESIZER, 4000 MHz, CQCC20, MO-220-VGGD, LFCSP-20, PLL or Frequency Sy	获取价格
ADF4113BCPZ	ADI	RF PLL Frequency Synthesizers	获取价格
ADF4113BCPZ-REEL	ADI	IC PLL FREQUENCY SYNTHESIZER, 4000 MHz, CQCC20, MO-220-VGGD, LFCSP-20, PLL or Frequency Sy	获取价格

与ADF4113相关文章

深入解析AD7606高性能多通道模数转换器：资料手册参数分析
2024-05-10

2
74HC573三态非易失锁存器(Latch)资料手册参数分析
2024-05-10

1
MAX3232 RS-232电平转换器资料手册参数分析
2024-05-10

2
MAX485 RS-485/RS-422收发器资料手册参数分析
2024-05-10

2

产品中心

服务支持

精选活动

关于我们

帮助中心

ADF4113

ADF4113 技术参数

ADF4113 数据手册

与ADF4113相关器件

与ADF4113相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADF4113

ADF4113 技术参数

ADF4113 数据手册

与ADF4113相关器件

与ADF4113相关文章

您还可以找

您在本页遇到什么问题？