Timing Test Circuit
20057708
ADCS7476/ADCS7477/ADCS7478 Timing Specifications
The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, Boldface limits apply for TA = −40°C to +85°C: all
other limits TA = 25°C, unless otherwise noted. (Note 9)
Symbol
tCONVERT
tQUIET
t1
Parameter
Conditions
Typical
Limits
Units
16 x tSCLK
(Note 5)
50
10
10
ns (min)
ns (min)
ns (min)
Minimum CS Pulse Width
CS to SCLK Setup Time
t2
Delay from CS Until SDATA TRI-STATE
Disabled (Note 6)
t3
t4
20
ns (max)
VDD = +2.7 to +3.6
40
20
ns (max)
ns (max)
ns (min)
ns (min)
ns (min)
Data Access Time after SCLK Falling
Edge(Note 7)
VDD = +4.75 to +5.25
t5
t6
0.4 x tSCLK
0.4 x tSCLK
7
SCLK Low Pulse Width
SCLK High Pulse Width
VDD = +2.7 to +3.6
t7
SCLK to Data Valid Hold Time
VDD = +4.75 to +5.25
5
25
6
ns (min)
ns (max)
ns (min)
ns (max)
ns (min)
µs
VDD = +2.7 to +3.6
SCLK Falling Edge to SDATA High
Impedance (Note 8)
t8
25
5
VDD = +4.75 to +5.25
tPOWER-UP
Power-Up Time from Full Power-Down
1
Note 5: Minimum Quiet Time Required Between Bus Relinquish and Start of Next Conversion
Note 6: Measured with the load circuit shown above, and defined as the time taken by the output to cross 1.0V.
Note 7: Measured with the load circuit shown above, and defined as the time taken by the output to cross 1.0V or 2.0V.
Note 8: t8 is derived from the time taken by the outputs to change by 0.5V with the loading circuit shown above. The measured number is then adjusted to remove
the effects of charging or discharging the 25pF capacitor. This means t8 is the true bus relinquish time, independent of the bus loading.
Note 9: All input signals are specified as tr = tf = 5 ns (10% to 90% VDD) and timed from 1.6V.
9
www.national.com