ADAU1462/ADAU1466
Data Sheet
AVDD = 3.3 V 10%, DVDD = 1.2 V 5%, PVDD = 3.3 V 10%, IOVDD = 1.8 V − 5% to 3.3 V + 10%, TA = −40°C to +105°C,
master clock input = 12.288 MHz, fCORE = 294.912 MHz, I/O pins set to low drive setting, unless otherwise noted.
Table 3.
Parameter
Min
Typ
Max
Unit Test Conditions/Comments
POWER
Supply Voltage
Analog Voltage (AVDD)
Digital Voltage (DVDD)
2.97
1.14
3.3
1.2
3.63
1.26
V
V
Supply for analog circuitry, including auxiliary ADC
Supply for digital circuitry, including the DSP core, ASRCs, and
signal routing
PLL Voltage (PVDD)
IOVDD Voltage (IOVDD)
2.97
1.71
3.3
3.3
3.63
3.63
V
V
Supply for PLL circuitry
Supply for input/output circuitry, including pads and level
shifters
Supply Current
Analog Current (AVDD)
Idle State
Reset State
PLL Current (PVDD)
Idle State
1.36
1.0
1.0
8.3
18.4
18.4
1.66
1.1
1.1
10.2
18.7
18.7
2
mA
µA
µA
mA
µA
µA
40
40
15
40
40
12.288 MHz master clock; default PLL settings
Power applied, PLL not configured
Power applied, RESET held low
Reset State
I/O Current (IOVDD)
Dependent on the number of active serial ports, clock pins,
and characteristics of external loads
Operation State
53
22
4.1
mA
mA
mA
IOVDD = 3.3 V; all serial ports are clock masters
IOVDD = 1.8 V; all serial ports are clock masters
IOVDD = 1.8 V − 5% to 3.3 V + 10%
Power-Down State
Digital Current (DVDD)1
ADAU1466 Operation State
Maximum Program
4.3
485
330
920
mA
mA
Typical Program
Test program includes 16-channel I/O, 10-band EQ per channel,
all ASRCs active
Minimal Program
213
mA
Test program includes 2-channel I/O, 10-band EQ per
channel
ADAU1462 Operation State
fCORE = 294.912 MHz
Maximum Program
Typical Program
485
330
920
mA
mA
Test program includes 16-channel I/O, 10-band EQ per
channel, all ASRCs active
Minimal Program
Idle State
Reset State
213
15.7
15.7
mA
mA
mA
Test program includes 2-channel I/O, 10-band EQ per channel
5.9
5.9
559
559
ASYNCHRONOUS SAMPLE RATE CONVERTERS
Dynamic Range
139
dB
A-weighted, 20 Hz to 20 kHz
I/O Sample Rate
6
192
kHz
I/O Sample Rate Ratio
THD + N
CRYSTAL OSCILLATOR
Transconductance
REGULATOR
1:8
7.75:1
−120
dB
mS
V
8.1
10.6
1.2
14.6
DVDD Voltage
1.14
Regulator maintains typical output voltage up to a maximum
800 mA load; IOVDD = 1.8 V − 5% to 3.3 V + 10%
1 Guaranteed by lab characterization.
Rev. B | Page 6 of 202