AD9775

更新时间： 2023-12-18 00:00:00

品牌	Logo	应用领域
亚德诺 - ADI		转换器
页数	文件大小	规格书
48页	5706K
描述
14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

AD9775 技术参数

是否无铅：	含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	QFP
包装说明：	HLFQFP, TQFP80,.55SQ	针数：	80
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.37
最大模拟输出电压：	1.25 V	最小模拟输出电压：	-1 V
转换器类型：	D/A CONVERTER	输入位码：	BINARY, 2'S COMPLEMENT BINARY
输入格式：	PARALLEL, WORD	JESD-30 代码：	S-PQFP-G80
JESD-609代码：	e3	长度：	12 mm
最大线性误差 (EL)：	0.0305%	湿度敏感等级：	3
位数：	14	功能数量：	1
端子数量：	80	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	HLFQFP	封装等效代码：	TQFP80,.55SQ
封装形状：	SQUARE	封装形式：	FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）：	260	电源：	3.3 V
认证状态：	Not Qualified	座面最大高度：	1.3 mm
标称安定时间 (tstl)：	0.011 µs	子类别：	Other Converters
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Matte Tin (Sn)	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	40	宽度：	12 mm
Base Number Matches：	1

AD9775 数据手册

14-Bit, 160 MSPS 2

Interpolating Dual TxDAC+ D/A Converter

AD9775^*

FEATURES

APPLICATIONS

14-Bit Resolution, 160/400 MSPS Input/Output Data Rate

Selectable 2

Interpolating Filter

Programmable Channel Gain and Offset Adjustment

f_S/4, f_S/8 Digital Quadrature Modulation

Capability

Communications

Analog Quadrature Modulation Architectures

3G, Multicarrier GSM, TDMA, CDMA Systems

Broadband Wireless, Point-to-Point Microwave Radios

Instrumentation/ATE

Direct IF Transmission Mode for 70 MHz + IFs

Enables Image Rejection Architecture

Fully Compatible SPI Port

Excellent AC Performance

SFDR –71 dBc @ 2 MHz–35 MHz

WCDMA ACPR –71 dB @ IF = 71 MHz

Internal PLL Clock Multiplier

Selectable Internal Clock Divider

Versatile Clock Input

Differential/Single-Ended Sine Wave or

TTL/CMOS/LVPECL Compatible

Versatile Input Data Interface

GENERAL DESCRIPTION

The AD9775 is the 14-bit member of the AD977x pin-compatible,

high performance, programmable 2×/4×/8× interpolating TxDAC+

family. The AD977x family features a serial port interface (SPI)

providing a high level of programmability, thus allowing for

enhanced system-level options. These options include: select-

able 2×/4×/8× interpolation filters; f_S/2, f_S/4, or f_S/8 digital

quadrature modulation with image rejection; a direct IF mode;

programmable channel gain and offset control; programmable

internal clock divider; straight binary or two’s complement data

interface; and a single-port or dual-port data interface.

Two’s Complement/Straight Binary Data Coding

Dual-Port or Single-Port Interleaved Input Data

Single 3.3 V Supply Operation

Power Dissipation: Typical 1.2 W @ 3.3 V

On-Chip 1.2 V Reference

The selectable 2×/4×/8× interpolation filters simplify the require-

ments of the reconstruction filters while simultaneously enhancing

the TxDAC+ family’s pass-band noise/distortion performance.

The independent channel gain and offset adjust registers allow

the user to calibrate LO feedthrough and sideband suppression

(continued on page 2)

80-Lead Thermally Enhanced TQFP Package

FUNCTIONAL BLOCK DIAGRAM

IDAC

COS

AD9775

HALF-

BAND

HALF-

BAND

HALF-

BAND

OFFSET

DAC

GAIN

DAC

FILTER 1

FILTER 2 FILTER 3

DATA

SIN

f_DAC/2, 4, 8

SIN

ASSEMBLER

IMAGE

REJECTION/

DUAL DAC

MODE

BYPASS

MUX

I/Q DAC

GAIN/OFFSET

REGISTERS

LATCH

I AND Q

NONINTERLEAVED

INTERLEAVED

DATA

LATCH

FILTER

BYPASS

MUX

COS

WRITE

MUX

CONTROL

IDAC

OUT

SELECT

(f_DAC)

CLOCK OUT

PRESCALER

SPI INTERFACE AND

CONTROL REGISTERS

DIFFERENTIAL

CLK

PHASE DETECTOR

AND VCO

HALF-BAND FILTERS ALSO CAN BE

CONFIGURED FOR "ZERO STUFFING ONLY"

PLL CLOCK MULTIPLIER AND CLOCK DIVIDER

TxDAC+ is a registered trademark of Analog Devices, Inc.

*Protected bu U.S. Patent Numbers 5568145, 5689257, and 5703519. Other Patents pending.

REV. 0

Information furnished by Analog Devices is believed to be accurate and

reliable. However, no responsibility is assumed by Analog Devices for its

use, norforanyinfringementsofpatentsorotherrightsofthirdpartiesthat

may result from its use. No license is granted by implication or otherwise

under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781/329-4700

Fax: 781/326-8703

www.analog.com

12 3 4 5 6 7...48

中文翻译

下载PDF

与AD9775相关器件

型号	品牌	获取价格	描述	数据表
AD9775BSV	ADI	获取价格	14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter
AD9775BSV	ROCHESTER	获取价格	PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 14-BIT DAC, PQFP80, PLASTIC, MO-026-
AD9775BSVRL	ADI	获取价格	IC PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 14-BIT DAC, PQFP80, PLASTIC, MO-0
AD9775BSVZ	ADI	获取价格	14-Bit, 160 MSPS, 2x/4x/8x Interpolating Dual TxDAC+ ® D/A Converter
AD9775BSVZ	ROCHESTER	获取价格	PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 14-BIT DAC, PQFP80, LEAD FREE, PLAST
AD9775BSVZRL	ADI	获取价格	14-Bit, 160 MSPS, 2x/4x/8x Interpolating Dual TxDAC+ ® D/A Converter
AD9775EB	ADI	获取价格	14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC+ D/A Converter
AD9776	ADI	获取价格	300 MHz to 1000 MHz Quadrature Modulator
AD9776_15	ADI	获取价格	Dual 12-/14-/16-Bit
AD9776A	ADI	获取价格	Dual, 12-/14-/16-Bit,1 GSPS Digital-to-Analog Converters

与AD9775相关文章

LTM4644/LTM4644-1：创新的四输出同步降压微模块调节器
2024-07-02

4
2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

7
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

10
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

6

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9775

AD9775 技术参数

AD9775 数据手册

与AD9775相关器件

与AD9775相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9775

AD9775 技术参数

AD9775 数据手册

与AD9775相关器件

与AD9775相关文章

您还可以找

您在本页遇到什么问题？