Data Sheet
AD9574
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LVDS (OUT4_x TO OUT6_x ONLY )
OUT4_x, OUT5_x
Output Rise Time, tRL
Output Fall Time, tFL
OUT6_x
100 Ω termination (differential)
151
152
193
195
238
242
ps
ps
Measured differentially
Measured differentially
Output Rise Time, tRL
Output Fall Time, tFL
Duty Cycle
221
224
242
241
273
270
ps
ps
Measured differentially
Measured differentially
OUT4_x, OUT5_x
OUT6_x
45
45
55
55
%
%
1.8 V CMOS (OUT6_x ONLY )
Output Rise Time, tRC
Output Fall Time, tFC
Duty Cycle
CLOAD = 10 pF
1.2
1.2
1.7
1.8
55
ns
ns
%
45
45
3.3 V CMOS (OUT0_x, OUT1_x, AND
OUT6_x ONLY )
CLOAD = 10 pF
Output Rise Time, tRC
Output Fall Time, tFC
Duty Cycle
0.5
0.6
1.0
1.1
ns
ns
OUT0_x
55
%
Not applicable for 38.88 MHz and 50 MHz
operation
OUT1_x
OUT6_x
45
45
55
55
%
%
MONITOR CLOCK INPUTS (MCLK_x)—STATIC
Typical is given for VS = 3.3 V 10%, TA = 25°C, unless otherwise noted. Minimum and maximum values are given over full VS and TA
(−40°C to +85°C) variation.
Table 8.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DIFFERENTIAL INPUT MODE
Common-Mode Internally Generated Bias
Voltage
1.192
V
V
Common-Mode Voltage Tolerance
0.6
1.5
The acceptable common-mode range for a
200 mV p-p dc-coupled input signal
Differential Input Capacitance
Differential Input Resistance
SINGLE-ENDED INPUT CMOS MODE
Hysteresis
2
5
pF
kΩ
230
1
mV
MΩ
pF
V
Input Resistance
Input Capacitance
2
Input High Voltage
2
Input Low Voltage
1.2
V
Rev. B | Page 7 of 35