Datasheet > AD9525BCPZ

AD9525BCPZ

更新时间： 2022-04-18 21:58:03

品牌	Logo	应用领域
亚德诺 - ADI		时钟发生器
页数	文件大小	规格书
48页	1303K
描述
Low Jitter Clock Generator with Eight LVPECL Outputs

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD9525BCPZ 数据手册

AD9525

Data Sheet

Parameter

Min Typ

Max

Unit

Test Conditions/Comments

POWER DELTAS, INDIVIDUAL FUNCTIONS

M Divider On/Off

P Divider On/Off

B Divider On/Off

REFB On

Power delta when a function is enabled/disabled

M divider bypassed

P divider bypassed

B divider bypassed

Delta from powering down REFB differential input

254

8.7

5.7

23.1

PLL On/Off

300.5 mW

PLL off to PLL on, normal operation; no reference

enabled

One Channel, One Driver

One Channel, Two Drivers

159

288

184

337

No LVPECL output on to one LVPECL output on

at 2949.12 MHz; same output pair

No LVPECL output on to two LVPECL outputs on

at 2949.12 MHz; same output pair

REFA AND REFB INPUT CHARACTERISTICS

Table 4.

Parameter

Min Typ

Max

Unit

Test Conditions/Comments

DIFFERENTIAL MODE (REFA, REFA; REFB, REFB)

Differential mode (can accommodate single-

ended input by ac grounding unused input)

Input Frequency

500

MHz

Frequencies below ~1 MHz should be dc-coupled;

be careful to match self-bias voltage

Input Sensitivity

200

1.52 1.65

1.38 1.50

mV p-p Frequency at 122.88 MHz

Self-Bias Voltage, REFA and REFB

Input Resistance, REFA and REFB

1.78

1.61

4.9

Self-bias voltage of REFA and REFB inputs¹

4.5

4.9

4.7

5.2

kΩ

Self-biased¹

5.4

DUTY CYCLE

Duty cycle bounds are set by pulse width high and

pulse width low

Pulse Width Low

Pulse Width High

500

REFA

, REFB and

REFB

self-bias points are offset slightly to avoid chatter on an open input condition.

The differential pairs of REFA and

REFC INPUT CHARACTERISTICS

Table 5.

Parameter

Min Typ

Max

300

0.8

Unit

Test Conditions/Comments

REFC INPUT

Input Frequency Range

Input High Voltage

Input Low Voltage

Input Current

Duty Cycle

MHz

DC-coupled input (not self-biased)

2.0

µA

Duty cycle bounds are set by pulse width high and

pulse width low

Pulse Width Low

Pulse Width High

Rev. 0 | Page 4 of 48

1 2 345 6 7...48

下载PDF

与AD9525BCPZ相关器件

型号	品牌	描述	获取价格	数据表
AD9525BCPZ-REEL7	ADI	Low Jitter Clock Generator with Eight LVPECL Outputs	获取价格
AD9528	ADI	JESD204B Clock Generator with 14 LVDS/HSTL Outputs	获取价格
AD9528_18	ADI	JESD204B Clock Generator with 14 LVDS/HSTL Outputs	获取价格
AD9528BCPZ	ADI	JESD204B Clock Generator with 14 LVDS/HSTL Outputs	获取价格
AD9528BCPZ-REEL7	ADI	JESD204B Clock Generator with 14 LVDS/HSTL Outputs	获取价格
AD9530	ADI	4 CML Output, Low Jitter Clock Generator	获取价格