Data Sheet
AD9518-2
REVISION HISTORY
1/12—Rev. B to Rev.C
Change to 0x232 Description, Table 49........................................58
Changes to Features, Applications, and General Description.....1
Change to CPRSET Pin Resistor Parameter..................................4
Changes to VCP Supply Parameter.................................................11
Changes to Table 18 ........................................................................13
Added Exposed Paddle Notation to Figure 4;
9/11—Rev. A to Rev. B
Changes to Applications and General Description Sections.......1
Change to CPRSET Pin Resistor Parameter, Table 1....................4
Changes to Table 2 ............................................................................4
Change to Test Conditions/Comments Column of Output
Differential Voltage (VOD) Parameter, Table 4...............................5
Change to Logic 1 Current and Logic 0 Current Parameters,
Table 14 .............................................................................................10
Change to Test Conditions/Comments Column of LVPECL
Channel (Divider Plus Output Driver) Parameter, Table 16.....11
Changes to Table 19 ........................................................................14
Changes to Captions, Figure 11 and Figure 16............................17
Added Figure 26, Renumbered Sequentially...............................19
Change to PLL External Loop Filter Section...............................27
Changes to Reference Switchover and Prescaler Sections .........28
Changes to Comments/Conditions Column, Table 27..............29
Changes to Automatic/Internal Holdover Mode and
Changes to Table 19 ........................................................................14
Change to High Frequency Clock Distribution—CLK or
External VCO > 1600 MHz Section; Change to Table 21..........22
Changes to Table 23 ........................................................................24
Change to Configuration and Register Settings Section ...........25
Change to Phase Frequency Detector (PFD) Section ................26
Changes to Charge Pump (CP), On-Chip VCO, PLL
External Loop Filter, and PLL Reference Inputs Sections .........27
Change to Figure 31; Added Figure 32.........................................27
Changes to Reference Switchover and Prescaler Sections.........28
Changes to A and B Counters Section and Table 27..................29
Change to Holdover Section..........................................................31
Changes to VCO Calibration Section...........................................33
Changes to Clock Distribution Section........................................34
Change to Table 32; Change to Channel Frequency
Frequency Status Monitors Sections.............................................32
Changes to VCO Calibration Section...........................................33
Changes to Clock Distribution Section........................................34
Change to Write Section.................................................................40
Change to Figure 47........................................................................42
Changes to Table 41 ........................................................................44
Changes to Register Address 0x01C, Table 42 ............................45
Changes to Register Address 0x017, Bits[1:0] and
Register Address 0x018, Bits[2:0], Table 44.................................50
Changes to Register Address 0x01C, Bits[5:1], Table 44............53
Change to Bit 5, Register Address 0x191, Register
Address 0x194, and Register Address 0x197, Table 46...............56
Changes to LVPECL Clock Distribution Section .......................60
Updated Outline Dimensions and Changes to
Division (0, 1, and 2) Section ........................................................35
Change to Write Section ................................................................40
Change to Figure 46........................................................................42
Added Thermal Performance Section; Added Table 41 ............44
Changes to 0x003 Register Address..............................................45
Changes to Table 43 ........................................................................47
Changes to Table 44 ........................................................................48
Changes to Table 45 ........................................................................55
Changes to Table 46 ........................................................................57
Changes to Table 47 ........................................................................58
Changes to Table 48 ........................................................................59
Added Frequency Planning Using the AD9518 Section............60
Changes to LVDS Clock Distribution Section ............................61
Changes to Figure 52 and Figure 54; Added Figure 53..............61
Added Exposed Paddle Notation to Outline Dimensions;
Changes to Ordering Guide...........................................................62
Ordering Guide ...............................................................................61
1/10—Rev. 0 to Rev. A
Added 48-Lead LFCSP Package (CP-48-8) ....................Universal
9/07—Revision 0: Initial Version
Rev. C | Page 3 of 64
5秒后页面跳转
一文带你解读74HC244资料手册：特性、应用场景、封装方式、引脚配置说明、电气参数、推荐替代型号
AD623资料手册解读：特性、应用、封装、引脚功能及电气参数
RT9193资料手册解读：RT9193引脚功能、电气参数、替换型号推荐
VIPER22A的资料手册解读、引脚参数说明、代换型号推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
