5秒后页面跳转
AD9512 PDF预览

AD9512

更新时间: 2024-01-11 21:44:53
品牌 Logo 应用领域
亚德诺 - ADI 时钟
页数 文件大小 规格书
2页 123K
描述
800 MHz Clock Distribution IC,1.5 GHz Inputs, Dividers, Delay Adjust, Five Outputs

AD9512 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC48,.27SQ,20针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:2.23
Is Samacsys:N系列:9512
输入调节:DIFFERENTIAL MUXJESD-30 代码:S-XQCC-N48
JESD-609代码:e4长度:7 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:48实输出次数:10
最高工作温度:85 °C最低工作温度:-55 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC48,.27SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:0.695 ns
传播延迟(tpd):1.76 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.65 ns座面最大高度:1 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mm最小 fmax:1200 MHz
Base Number Matches:1

AD9512 数据手册

 浏览型号AD9512的Datasheet PDF文件第2页 
800 MHz Clock Distribution IC,1.5 GHz  
Inputs, Dividers, Delay Adjust, Five Outputs  
Preliminary Technical Data  
AD9512  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
VS  
GND  
RSET  
Two 1.5 GHz, differential clock inputs  
5 programmable dividers, 1 to 32, all integers  
Phase select for output-to-output coarse delay adjust  
3 independent 800 MHz LVPECL outputs  
Additive output jitter 225 fs rms  
2 independent 800 MHz/250 MHz LVDS/CMOS clock outputs  
Additive output jitter 275 fs rms  
AD9512  
VREF  
SYNCB,  
RESETB PDB  
FUNCTION  
SYNC  
STATUS  
STATUS  
PROGRAMMABLE DIVIDERS  
& PHASE ADJUST  
DSYNC  
DETECT  
SYNC  
LVPECL  
LVPECL  
DSYNCB  
OUT0  
/1,/2,/3 .../31,/32  
/1,/2,/3 .../31,/32  
/1,/2,/3 .../31,/32  
OUT0B  
OUT1  
OUT1B  
CLK1  
Fine delay adjust on 1 output, 6-bit delay word  
4-wire or 3-wire serial control port  
LVPECL  
CLK1B  
OUT2  
OUT2B  
CLK2  
Space-saving, 48-lead LFCSP  
CLK2B  
LVDS/CMOS  
LVDS/CMOS  
OUT3  
/1,/2,/3 .../31,/32  
/1,/2,/3 .../31,/32  
OUT3B  
DELAY ADJUST  
SCLK  
SDIO  
SDO  
CSB  
SERIAL  
CONTROL  
PORT  
APPLICATIONS  
OUT4  
T  
OUT4B  
Low jitter, low phase noise clock distribution  
Clocking high speed ADCs, DACs, DDS, DDC, DUC, MxFEs  
High performance wireless transceivers  
High performance instrumentation  
Figure 1.  
Broadband infrastructure  
The AD9512 is ideally suited for data converter clocking  
applications where maximum converter performance is  
achieved by encode signals with subpicosecond jitter.  
GENERAL DESCRIPTION  
The AD9512 is available in a 48-lead LFCSP and may be  
operated from a single 3.3 V supply. The temperature range is  
−40°C to +85°C.  
The AD9512 provides a multi-output clock distribution in a  
design that emphasizes low jitter and phase noise in order to  
maximize data converter performance. Other applications with  
demanding phase noise and jitter requirements also benefit  
from this part.  
There are five independent clock outputs. Three outputs are  
LVPECL, and two are selectable as either LVDS or CMOS levels.  
The LVPECL and LVDS outputs operate to 800 MHz, and the  
CMOS outputs operate to 250 MHz.  
Each output has a programmable divider, which may be  
bypassed or set to divide by any integer up to 32. The phase of  
one clock output relative to another clock output may be varied  
by means of a divider phase select function that serves as a  
coarse timing adjustment.  
One of the LVDS/CMOS outputs also features a programmable  
delay element with a range of up to 10 ns of delay. This fine  
tuning delay block has 6-bit resolution, giving 64 possible delays  
from which to choose.  
Rev. PrA  
Information furnished by Analog Devices is believed to be accurate and reliable.  
However, no responsibility is assumed by Analog Devices for its use, nor for any  
infringements of patents or other rights of third parties that may result from its use.  
Specifications subject to change without notice. No license is granted by implication  
or otherwise under any patent or patent rights of Analog Devices. Trademarks and  
registered trademarks are the property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.326.8703  
www.analog.com  
© 2004 Analog Devices, Inc. All rights reserved.  

与AD9512相关器件

型号 品牌 获取价格 描述 数据表
AD9512BCPZ ADI

获取价格

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs
AD9512BCPZ-REEL7 ADI

获取价格

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs
AD9512-EP ADI

获取价格

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Five Outputs
AD9512-PCB ADI

获取价格

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs
AD9512UCPZ-EP ADI

获取价格

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Five Outputs
AD9512UCPZ-EP-R7 ADI

获取价格

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Five Outputs
AD9513 ADI

获取价格

800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
AD9513/PCB ADI

获取价格

800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
AD9513BCPZ ADI

获取价格

800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
AD9513BCPZ-REEL7 ADI

获取价格

800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs