AD8323
input and output traces should be kept as short and symmetrical
as possible. In addition, the input and output traces should be
kept far apart in order to minimize coupling (crosstalk) through
the board. Following these guidelines will improve the overall
performance of the AD8323 in all applications.
Output Bias, Impedance, and Termination
The differential output pins VOUT+ and VOUT– are also biased to
a dc level of approximately VCC/2. Therefore, the outputs should
be ac-coupled before being applied to the load. This may be
accomplished by connecting 0.1 µF capacitors in series with the
outputs as shown in the typical applications circuit of Figure 6.
The differential output impedance of the AD8323 is internally
maintained at 75 Ω, regardless of whether the amplifier is in
forward transmit mode or reverse power-down mode, elimi-
nating the need for external back termination resistors. A 1:1
transformer (TOKO #617DB-A0070) is used to couple
the amplifier’s differential output to the coaxial cable while
maintaining a proper impedance match. If the output signal
is being evaluated on standard 50 Ω test equipment, a 75 Ω to
50 Ω pad must be used to provide the test circuit with the
correct impedance match.
Initial Power-Up
When the 5 V supply is first applied to the VCC pins of the
AD8323, the gain setting of the amplifier is indeterminate.
Therefore, as power is first applied to the amplifier, the PD pin
should be held low (Logic 0) thus preventing forward signal
transmission. After power has been applied to the amplifier, the
gain can be set to the desired level by following the procedure in
the SPI Programming and Gain Adjustment section. The PD
pin can then be brought from Logic 0 to 1, enabling forward
signal transmission at the desired gain level.
Asynchronous Power-Down
Power Supply Decoupling, Grounding, and Layout
Considerations
The asynchronous PD pin is used to place the AD8323 into
“Between Burst” mode while maintaining a differential output
impedance of 75 Ω. Applying a Logic 0 to the PD pin activates
the on-chip reverse amplifier, providing a 74% reduction in
consumed power. The supply current is reduced from approxi-
mately 133 mA to approximately 35 mA. In this mode of
operation, between burst noise is minimized and the amplifier
can no longer transmit in the upstream direction. In addition to
the PD pin, the AD8323 also incorporates an asynchronous
SLEEP pin, which may be used to place the amplifier in a high
output impedance state and further reduce the supply current to
approximately 4 mA. Applying a Logic 0 to the SLEEP pin
places the amplifier into SLEEP mode. Transitioning into or
out of SLEEP mode will result in a transient voltage at the output
of the amplifier. Therefore, use only the PD pin for DOCSIS
compliant “Between Burst” operation.
Careful attention to printed circuit board layout details will
prevent problems due to associated board parasitics. Proper RF
design technique is mandatory. The 5 V supply power should be
delivered to each of the VCC pins via a low impedance power bus
to ensure that each pin is at the same potential. The power bus
should be decoupled to ground with a 10 µF tantalum capacitor
located in close proximity to the AD8323. In addition to the
10 µF capacitor, each VCC pin should be individually decoupled to
ground with a 0.1 µF ceramic chip capacitor located as close to
the pin as possible. The pin labeled BYP (Pin 21) should also be
decoupled with a 0.1 µF capacitor. The PCB should have a low-
impedance ground plane covering all unused portions of the
component side of the board, except in the area of the input and
output traces (see Figure 11). It is important that all of the
AD8323’s ground pins are connected to the ground plane to
ensure proper grounding of all internal nodes. The differential
5V
10F
25V
0.1F
AD8323TSSOP
V
IN–
0.1F
GND11
DATEN
SDATA
CLK
DATEN
SDATA
CLK
V
CC6
Z
= 150⍀
IN
V
IN–
165⍀
0.1F
GND1
V
IN+
0.1F
0.1F
0.1F
V
GND10
CC
V
PD
PD
CC5
V
IN+
GND9
BYP
SLEEP
GND2
0.1F
0.1F
0.1F
V
V
V
1
CC
CC4
V
SLEEP
CC2
CC3
GND3
GND4
GND5
OUT–
GND8
GND7
GND6
OUT+
0.1F
0.1F
0.1F
TOKO 617DB-A0070
TO DIPLEXER Z = 75⍀
IN
Figure 6. Typical Applications Circuit
–8–
REV. 0
5秒后页面跳转
SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
AT89C51单片机资料手册详细解析及应用示例
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
