5秒后页面跳转
AD8321ARZ PDF预览

AD8321ARZ

更新时间: 2024-01-05 05:01:02
品牌 Logo 应用领域
亚德诺 - ADI 驱动器电视有线电视
页数 文件大小 规格书
20页 593K
描述
Gain Programmable CATV Line DRiver

AD8321ARZ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:LEAD FREE, MS-013AC, SOIC-20针数:20
Reach Compliance Code:unknown风险等级:5.54
差分输出:NO驱动器位数:1
输入特性:DIFFERENTIAL接口集成电路类型:LINE DRIVER
接口标准:GENERAL PURPOSEJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8 mm
湿度敏感等级:1功能数量:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
座面最大高度:2.65 mm标称供电电压:9 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:7.5 mm

AD8321ARZ 数据手册

 浏览型号AD8321ARZ的Datasheet PDF文件第5页浏览型号AD8321ARZ的Datasheet PDF文件第6页浏览型号AD8321ARZ的Datasheet PDF文件第7页浏览型号AD8321ARZ的Datasheet PDF文件第9页浏览型号AD8321ARZ的Datasheet PDF文件第10页浏览型号AD8321ARZ的Datasheet PDF文件第11页 
AD8321  
The attenuation setting in the AD8321 is determined by the  
8-bit word in the data latch. The SDATA load sequence is  
initiated by a falling edge on DATEN. The gain control data  
(SDATA) is serially loaded (MSB first) into the 7-bit shift register  
at each rising edge of the clock. See Figure 24. While DATEN  
is low, the data latch holds the previous data word allowing the  
attenuation level to remain unchanged. After eight clock cycles  
the new data word is fully loaded and DATEN is switched high.  
This enables the data latch and the loaded register data is passed to  
the attenuator with the updated gain value. Also at this DATEN  
transition, the internal clock is disabled, thus inhibiting new  
serial input data.  
APPLICATIONS  
General Application  
The AD8321 is primarily intended for use as the return path  
(also called upstream path) Power Amplifier (PA) or line driver  
in cable modem applications. Upstream data is modulated in  
either QPSK or QAM format. This is done either in DSP or by  
a dedicated QPSK/QAM modulator such as the AD9853 or  
other modem/modulator chip. The amplifier receives its input  
signal either from the dedicated QPSK/QAM modulator or from  
a DAC. In both cases, the signal must be low-pass filtered  
before being applied to the line driving amplifier. Because the  
distance to the central office varies from cable modem sub-  
scriber to subscriber, resulting in various line losses, signals from  
various subscribers will require attenuation while others may  
require gain. As a result, the AD8321 line driver is required to  
vary its output applying attenuation or gain as needed so that all  
signals arriving at the central office are of the same amplitude.  
The power amplifier has two basic modes of operation. A for-  
ward mode (or power-up mode) and a reverse mode (or power-  
down) mode. In the power-up mode (PD = 1), the power  
amplifier stage is enabled and the AD8321 has a maximum gain  
of 20 V/V or 26 dB (into 75 W). With a total attenuation of  
53.43 dB in the DAC, vernier and preamp, the AD8321’s total  
gain range is 26 dB to –27.43 dB. In both the forward or reverse  
mode the single-ended output signal maintains a dc level of  
VCC/2. This dc output level provides for optimum large signal  
linearity.  
DOCSIS (Data Over Cable Service Interface Specifications)  
requires a cable modem output signal ranging in power from a  
minimum of 8 dBmV to a maximum of 58 dBmV. In cable  
modem applications where DOCSIS compliance is desired, the  
AD8321 amplifier must be used in conjunction with a 75 W  
matching attenuator connected between the AD8321 output  
and the low-pass input port of the diplexer. See the schematic in  
Figure 28. The matching attenuator is used to achieve DOCSIS-  
compliant noise levels at the lower end of the AD8321 output  
power range. The insertion loss of a diplexer is typically less  
than 1 dB. As a result of these combined losses, the PA line  
driver must be capable of delivering sufficient power into a 75 W  
load while maintaining reasonable distortion performance at the  
output of the modem. (See sections containing “DOCSIS” for  
further information. All references to DOCSIS pertain to  
SP-RFI-I04-980724 entitled Radio Frequency Interface  
Specification.)  
In the power-down mode (PD = 0), the power amplifier is  
turned off and a “reverse” amplifier (the inner triangle in Figure  
22) is enabled. During this 1-to-0 transition, the output power  
is disabled. This assures that S11 and S22 remain approximately  
equal to zero thus minimizing line reflections. In the time domain,  
as PD switches states, a transitional glitch and pedestal offset  
results (See Figures 14 and 15). These anomalies have been  
minimized by temperature compensated internal circuitry and  
laser trimming. The powered down supply current drops to 52 mA  
versus 90 mA in the power-up mode.  
T
DS  
VALID DATA WORD G1  
VALID DATA WORD G2  
SDATA  
CLK  
MSB. . . .LSB  
T
C
T
WH  
EH  
T
T
ES  
8 CLOCK CYCLES  
DATEN  
PD  
GAIN TRANSFER (G1)  
GAIN TRANSFER (G2)  
T
OFF  
T
GS  
T
ON  
ANALOG  
OUTPUT  
SIGNAL AMPLITUDE (p-p)  
PEDESTAL  
Figure 24. Serial Interface Timing  
REV. A  
–8–  

与AD8321ARZ相关器件

型号 品牌 描述 获取价格 数据表
AD8321ARZ2 ADI Gain Programmable CATV Line DRiver

获取价格

AD8321ARZ-REEL ADI 暂无描述

获取价格

AD8321ARZ-REEL2 ADI Gain Programmable CATV Line DRiver

获取价格

AD8321-EVAL ADI Gain Programmable CATV Line Driver

获取价格

AD8322 ADI 5 V CATV Line Driver Coarse Step Output Power Control

获取价格

AD8322ARU ADI 5 V CATV Line Driver Coarse Step Output Power Control

获取价格