5秒后页面跳转
捷配首页

Datasheet > 转换器 > 数模转换器> AD7834
AD7834 PDF预览

AD7834

更新时间： 2024-02-16 00:25:10
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
16页 406K
描述
LC2MOS Quad 14-Bit DAC

阅读下载

获取价格

AD7834 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SOIC
包装说明：SOP,针数：28
Reach Compliance Code：unknown风险等级：5.68
最大模拟输出电压：8.192 V最小模拟输出电压：-8.192 V
转换器类型：D/A CONVERTER输入位码：BINARY
输入格式：SERIALJESD-30 代码：R-PDSO-G28
JESD-609代码：e3长度：17.9 mm
最大线性误差 (EL)：0.0061%湿度敏感等级：3
标称负供电电压：-15 V位数：14
功能数量：4端子数量：28
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：260认证状态：COMMERCIAL
座面最大高度：2.65 mm标称安定时间 (tstl)：10 µs
标称供电电压：15 V表面贴装：YES
温度等级：INDUSTRIAL端子面层：MATTE TIN
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：40
宽度：7.5 mmBase Number Matches：1

AD7834 数据手册

 浏览型号AD7834的Datasheet PDF文件第2页浏览型号AD7834的Datasheet PDF文件第3页浏览型号AD7834的Datasheet PDF文件第4页浏览型号AD7834的Datasheet PDF文件第5页浏览型号AD7834的Datasheet PDF文件第6页浏览型号AD7834的Datasheet PDF文件第7页 
LC2MOS  
Quad 14-Bit DAC  
a
AD7834/AD7835  
FEATURES  
GENERAL DESCRIPTION  
Four 14-Bit DACs in One Package  
AD7834—Serial Loading  
AD7835—Parallel 8-/14-Bit Loading  
Voltage Outputs  
The AD7834 and AD7835 contain four 14-bit DACs on one  
monolithic chip. The AD7834 and AD7835 have output volt-  
ages in the range of ±8.192 V with a maximum span of 14 V.  
The AD7834 is a serial input device. Data is loaded in 16-bit  
format from the external serial bus, MSB first after two leading  
0s, into one of the input latches via DIN, SCLK and FSYNC.  
The AD7834 has five dedicated package address pins, PA0–  
PA4, that can be wired to AGND or VCC to permit up to 32  
AD7834s to be individually addressed in a multipackage  
application.  
Power-On Reset Function  
Max/Min Output Voltage Range of +/–8.192 V  
Maximum Output Voltage Span of 14 V  
Common Voltage Reference Inputs  
User Assigned Device Addressing  
Clear Function to User-Defined Voltage  
Surface Mount Packages  
The AD7835 can accept either 14-bit parallel loading or  
double-byte loading, where right-justified data is loaded in one  
8-bit and one 6-bit byte. Data is loaded from the external bus  
into one of the input latches under the control of the WR, CS,  
BYSHF and DAC channel address pins, A0–A2.  
AD7834—28-Pin SO, DIP and Cerdip  
AD7835—44-Pin PQFP and PLCC  
APPLICATIONS  
Process Control  
Automatic Test Equipment  
General Purpose Instrumentation  
With either device, the LDAC signal can be used to update  
either all four DAC outputs simultaneously or individually,  
on reception of new data. In addition, for either device, the  
asynchronous CLR input can be used to set all signal outputs,  
VOUT1–VOUT4, to the user-defined voltage level on the Device  
Sense Ground pin, DSG. On power-on, before the power sup-  
plies have stabilized, internal circuitry holds the DAC output  
voltage levels to within ±2 V of the DSG potential. As the sup-  
plies stabilize, the DAC output levels move to the exact DSG  
potential (assuming CLR is exercised).  
The AD7834 is available in 28-pin 0.3" SO and 0.6" DIP pack-  
ages, and the AD7835 is available in a 44-pin PQFP package  
and a 44-pin PLCC package.  
AD7835 FUNCTIONAL BLOCK DIAGRAM  
AD7834 FUNCTIONAL BLOCK DIAGRAM  
V
(–)A  
V
V
V
V
(+)A  
REF  
V
V (–)  
V
REF  
V
V
(+)  
DSG A  
REF  
CC  
DD  
SS  
CC  
DD  
SS  
REF  
INPUT  
REGISTER  
1
INPUT  
REGISTER  
1
AD7835  
AD7834  
DAC 1  
LATCH  
DAC 1  
LATCH  
DAC 1  
DAC 2  
DAC 1  
DAC 2  
BYSHF  
PAEN  
X1  
X1  
X1  
X1  
V
1
2
V
1
2
OUT  
OUT  
14  
DB13  
DB0  
PA0  
PA1  
PA2  
PA3  
PA4  
INPUT  
BUFFER  
INPUT  
REGISTER  
2
INPUT  
REGISTER  
2
DAC 2  
LATCH  
DAC 2  
LATCH  
CONTROL  
LOGIC  
V
V
OUT  
OUT  
WR  
CS  
&
ADDRESS  
DECODE  
INPUT  
REGISTER  
3
INPUT  
REGISTER  
3
DAC 3  
LATCH  
DAC 3  
LATCH  
DAC 3  
DAC 4  
DAC 3  
DAC 4  
X1  
X1  
V
3
4
X1  
X1  
V
3
4
OUT  
OUT  
FSYNC  
A0  
A1  
A2  
INPUT  
REGISTER  
4
INPUT  
REGISTER  
4
ADDRESS  
DECODE  
DAC 4  
LATCH  
DAC 4  
LATCH  
SERIAL-TO-  
PARALLEL  
CONVERTER  
DIN  
V
V
OUT  
OUT  
CLR  
SCLK  
CLR  
AGND  
DGND  
DSG  
LDAC  
DSG B  
(+)B  
REF  
AGND  
V
V (–)B  
REF  
DGND  
LDAC  
REV. A  
Information furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assumed by Analog Devices for its  
use, nor for any infringements of patents or other rights of third parties  
which may result from its use. No license is granted by implication or  
otherwise under any patent or patent rights of Analog Devices.  
© Analog Devices, Inc., 1995  
One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A.  
Tel: 617/329-4700 Fax: 617/326-8703  
1234567...16

下载PDF

与AD7834相关器件

型号 品牌 描述 获取价格 数据表
AD7834_15 ADI LC MOS Quad 14-Bit DACs

获取价格
AD7834AN ADI LC2MOS Quad 14-Bit DAC

获取价格
AD7834AN ROCHESTER QUAD, SERIAL INPUT LOADING, 10 us SETTLING TIME, 14-BIT DAC, PDIP28, PLASTIC, MS-011, DIP-

获取价格
AD7834ANZ ROCHESTER QUAD, SERIAL INPUT LOADING, 10 us SETTLING TIME, 14-BIT DAC, PDIP28, ROHS COMPLIANT, PLAST

获取价格
AD7834ANZ ADI LC2MOS Quad 14-Bit DAC

获取价格
AD7834AR ROCHESTER QUAD, SERIAL INPUT LOADING, 10 us SETTLING TIME, 14-BIT DAC, PDSO28, MS-013AE, SOIC-28

获取价格

与AD7834相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证