5秒后页面跳转
AD7191BRUZ-REEL PDF预览

AD7191BRUZ-REEL

更新时间: 2024-02-26 06:06:07
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 光电二极管
页数 文件大小 规格书
21页 1281K
描述
1-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO24, ROHS COMPLIANT, PLASTIC, MO-153AD, TSSOP-24

AD7191BRUZ-REEL 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP,针数:24
Reach Compliance Code:unknown风险等级:5.77
Is Samacsys:N最大模拟输入电压:5 V
最小模拟输入电压:-5 V转换器类型:ADC, DELTA-SIGMA
JESD-30 代码:R-PDSO-G24JESD-609代码:e3
长度:7.8 mm最大线性误差 (EL):0.001%
湿度敏感等级:1模拟输入通道数量:1
位数:24功能数量:1
端子数量:24最高工作温度:105 °C
最低工作温度:-40 °C输出位码:BINARY, OFFSET BINARY
输出格式:SERIAL封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):225
采样速率:0.0048 MHz座面最大高度:1.2 mm
标称供电电压:5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

AD7191BRUZ-REEL 数据手册

 浏览型号AD7191BRUZ-REEL的Datasheet PDF文件第7页浏览型号AD7191BRUZ-REEL的Datasheet PDF文件第8页浏览型号AD7191BRUZ-REEL的Datasheet PDF文件第9页浏览型号AD7191BRUZ-REEL的Datasheet PDF文件第11页浏览型号AD7191BRUZ-REEL的Datasheet PDF文件第12页浏览型号AD7191BRUZ-REEL的Datasheet PDF文件第13页 
AD7191  
Pin No.  
Mnemonic  
Description  
20  
AVDD  
Analog Supply Voltage, 3 V to 5.25 V. AVDD is independent of DVDD. Therefore, DVDD can be operated at 3 V  
with AVDD at 5 V or vice versa.  
21  
DVDD  
Digital Supply Voltage, 2.7 V to 5.25 V. DVDD is independent of AVDD. Therefore, AVDD can be operated at 3 V  
with DVDD at 5 V or vice versa.  
22  
23  
ODR1  
DOUTꢀRDY  
Output Data Rate, Digital Input Pin. This pin is used with ODR2 to select the output data rate. See Table 5.  
Serial Data OutputꢀData Ready Output. DOUTꢀRDYserves a dual purpose. It functions as a serial data  
output pin to access the data conversions from the ADC. In addition, DOUTꢀRDYoperates as a data ready  
pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the  
pin goes high before the next update occurs. The serial interface is reset each time that a conversion is  
available. The DOUTꢀRDY falling edge can be used as an interrupt to a processor, indicating that valid data  
is available. With an external serial clock, the data can be read using the DOUTꢀRDY pin. Data is placed on  
the DOUTꢀRDY pin on the SCLK falling edge and is valid on the SCLK rising edge.  
24  
ODR2  
Output Data Rate, Digital Input Pin. This pin is used with ODR1 to select the output data rate. See Table 5.  
Rev. 0 | Page ꢁ of 20  

与AD7191BRUZ-REEL相关器件

型号 品牌 获取价格 描述 数据表
AD7192 ADI

获取价格

4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7192BRUZ ADI

获取价格

4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7192BRUZ-REEL ADI

获取价格

4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7193 ADI

获取价格

4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7193BCPZ ADI

获取价格

4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7193BCPZ-RL ADI

获取价格

4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7193BCPZ-RL7 ADI

获取价格

4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7193BRUZ ADI

获取价格

4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7193BRUZ-REEL ADI

获取价格

4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7194 ADI

获取价格

8-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA