AD7150
Parameter
Min
Typ
Max
Unit1
Test Conditions/Comments
POWER REQUIREMENTS
VDD-to-GND Voltage
IDD Current4
2.7
3.6
120
5
V
VDD = 3.3 V, nominal
100
1
3
μA
μA
μA
IDD Current Power-Down Mode4
Temperature ≤ 25°C
Temperature = 85°C
10
1 Capacitance units: one picofarad (1 pF) = 1 × 10−12 farad (F); one femtofarad (1 fF) = 10−15 farad (F).
2 The CAPDAC can be used to shift (offset) the input range. The total capacitance of the sensor can therefore be up to the sum of the CAPDAC value and the conversion
input range. With the autoCAPDAC feature, the CAPDAC is adjusted automatically when the CDC input value is lower than 25% or higher than 75% of the CDC
nominal input range.
3 Specification is not production tested but is supported by characterization data at initial product release.
4 Digital inputs equal to VDD or GND.
TIMING SPECIFICATIONS
VDD = 2.7 V to 3.6 V; GND = 0 V; Input Logic 0 = 0 V; Input Logic 1 = VDD; –40°C to +85°C, unless otherwise noted.
Table 2.
Parameter
Min Typ Max
Unit
Test Conditions/Comments
CONVERTER
Conversion Time
10
ms
ms
ms
ms
Both channels, 5 ms per channel.
Wake-Up Time from Power-Down Mode1, 2
Power-Up Time1, 3
0.15
2
2
Reset Time1, 4
SERIAL INTERFACE5, 6
See Figure 2.
SCL Frequency
0
0.6
1.3
400
kHz
μs
μs
μs
μs
μs
μs
μs
μs
ns
μs
SCL High Pulse Width, tHIGH
SCL Low Pulse Width, tLOW
SCL, SDA Rise Time, tR
0.3
0.3
SCL, SDA Fall Time, tF
Hold Time (Start Condition), tHD;STA
Setup Time (Start Condition), tSU;STA
Data Setup Time, tSU;DAT
Setup Time (Stop Condition), tSU;STO
Data Hold Time (Master), tHD;DAT
Bus-Free Time (Between Stop and Start Condition), tBUF
0.6
0.6
0.1
0.6
10
After this period, the first clock is generated.
Relevant for repeated start condition.
1.3
1 Specification is not production tested but is supported by characterization data at initial product release.
2 Wake-up time is the maximum delay between the last SCL edge writing the configuration register and the start of conversion.
3 Power-up time is the maximum delay between the VDD crossing the minimum level (2.7 V) and either the start of conversion or when ready to receive a serial interface
command.
4 Reset time is the maximum delay between the last SCL edge writing the reset command and either the start of conversion or when ready to receive a serial interface
command.
5 Sample tested during initial release to ensure compliance.
6 All input signals are specified with input rise/fall times = 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs.
Output load = 10 pF.
tR
tF
tLOW
tHD;STA
SCL
SDA
tHIGH
tSU;STA
tSU;STO
tHD;STA
tHD;DAT
tSU;DAT
tBUF
S
P
S
P
Figure 2. Serial Interface Timing Diagram
Rev. 0 | Page 4 of 28