5秒后页面跳转
AD6643BCPZRL7-200 PDF预览

AD6643BCPZRL7-200

更新时间: 2024-02-26 18:37:14
品牌 Logo 应用领域
亚德诺 - ADI 接收机
页数 文件大小 规格书
36页 1331K
描述
Dual IF Receiver 1.8 V supply voltages Internal ADC voltage reference

AD6643BCPZRL7-200 数据手册

 浏览型号AD6643BCPZRL7-200的Datasheet PDF文件第1页浏览型号AD6643BCPZRL7-200的Datasheet PDF文件第2页浏览型号AD6643BCPZRL7-200的Datasheet PDF文件第3页浏览型号AD6643BCPZRL7-200的Datasheet PDF文件第5页浏览型号AD6643BCPZRL7-200的Datasheet PDF文件第6页浏览型号AD6643BCPZRL7-200的Datasheet PDF文件第7页 
AD6643  
SPECIFICATIONS  
ADC DC SPECIFICATIONS  
AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.75 V p-p full-scale input range, default SPI,  
unless otherwise noted.  
Table 1.  
Parameter  
Temperature Min  
Typ  
Max  
Unit  
RESOLUTION  
Full  
11  
Bits  
ACCURACY  
No Missing Codes  
Offset Error  
Gain Error  
Differential Nonlinearity (DNL)1  
Integral Nonlinearity (INL)1  
MATCHING CHARACTERISTIC  
Offset Error  
Full  
Full  
Full  
Full  
Full  
Guaranteed  
10  
mV  
% FSR  
LSB  
+2/−6  
0.2ꢀ  
0.2ꢀ  
0.1  
0.2  
LSB  
2ꢀ°C  
2ꢀ°C  
13  
−2/+3.ꢀ  
mV  
% FSR  
Gain Error  
TEMPERATURE DRIFT  
Offset Error  
Gain Error  
Full  
Full  
1ꢀ  
ꢀ0  
ppm/°C  
ppm/°C  
INPUT REFERRED NOISE  
VREF = 1.0 V  
2ꢀ°C  
0.614  
LSB rms  
ANALOG INPUT  
Input Span  
Full  
Full  
Full  
Full  
1.7ꢀ  
2.ꢀ  
20  
V p-p  
pF  
kΩ  
V
Input Capacitance2  
Input Resistance3  
Input Common-Mode Voltage  
POWER SUPPLIES  
Supply Voltage  
AVDD  
0.9  
Full  
Full  
1.7  
1.7  
1.8  
1.8  
1.9  
1.9  
V
V
DRVDD  
Supply Current  
1
IAVDD  
Full  
Full  
238  
1ꢀ4  
260  
21ꢀ  
mA  
mA  
1
IDRVDD  
POWER CONSUMPTION  
Sine Wave Input1 (DRVDD = 1.8 V)  
Standby Power4  
Full  
Full  
Full  
706  
90  
10  
8ꢀꢀ  
mW  
mW  
mW  
Power-Down Power  
1 Measured using a 10 MHz, 0 dBFS sine wave, and 100 Ω termination on each LVDS output pair.  
2 Input capacitance refers to the effective capacitance between one differential input pin and its complement.  
3 Input resistance refers to the effective resistance between one differential input pin and its complement.  
4 Standby power is measured using a dc input and the CLK pins inactive (set to AVDD or AGND).  
Rev. 0 | Page 4 of 36  
 
 

与AD6643BCPZRL7-200相关器件

型号 品牌 描述 获取价格 数据表
AD6643BCPZRL7-250 ADI Dual IF Receiver

获取价格

AD6644 ADI 14-Bit, 40 MSPS/65 MSPS A/D Converter

获取价格

AD6644_17 ADI Analog-to-Digital Converter

获取价格

AD6644AST-40 ADI 14-Bit, 40 MSPS/65 MSPS A/D Converter

获取价格

AD6644AST-65 ADI 14-Bit, 40 MSPS/65 MSPS A/D Converter

获取价格

AD6644ASTZ-40 ADI Analog-to-Digital Converter

获取价格