5秒后页面跳转
AD6439-2BS PDF预览

AD6439-2BS

更新时间: 2024-02-06 20:09:12
品牌 Logo 应用领域
亚德诺 - ADI 电信电信集成电路
页数 文件大小 规格书
12页 113K
描述
IC SPECIALTY TELECOM CIRCUIT, PQFP128, PLASTIC, MQFP-128, Telecom IC:Other

AD6439-2BS 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:FQFP,针数:128
Reach Compliance Code:unknownECCN代码:5A991.B.1
HTS代码:8542.39.00.01风险等级:5.76
JESD-30 代码:R-PQFP-G128长度:20 mm
功能数量:1端子数量:128
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:FQFP
封装形状:RECTANGULAR封装形式:FLATPACK, FINE PITCH
认证状态:Not Qualified座面最大高度:2.35 mm
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:TELECOM CIRCUIT温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD宽度:14 mm
Base Number Matches:1

AD6439-2BS 数据手册

 浏览型号AD6439-2BS的Datasheet PDF文件第1页浏览型号AD6439-2BS的Datasheet PDF文件第2页浏览型号AD6439-2BS的Datasheet PDF文件第3页浏览型号AD6439-2BS的Datasheet PDF文件第5页浏览型号AD6439-2BS的Datasheet PDF文件第6页浏览型号AD6439-2BS的Datasheet PDF文件第7页 
AD6439-2  
READ OPERATION TIMING  
Parameter  
Description  
Min  
Max  
Unit  
tRDD  
tAA  
tRDH  
tRP  
tCRD  
tASR  
tRDA  
tRWR  
NRD Low to Data Valid  
A0–A13, NCS to Data Valid  
Data Hold from NRD High  
11 + W  
18 + W  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
0
NRD Pulsewidth  
14 + W  
3
2
5
DSP_CLK High to NRD Low  
A0–A13, NCS Setup Before NRD Low  
A0–A13, NCS Hold After NRD Deasserted  
NRD High to NRD or NWR Low  
17  
12  
NOTES  
W = wait state 
؋
 (DSP_CLK period).  
AD6439-2 accesses faster than 20 MHz (DSP_CLK); requires one wait state.  
DSP_CLK  
A[13:0]  
DSP_CLK  
A[13:0]  
NCS  
NCS  
tRDA  
tRWR  
tWRA  
tWWR  
tASR  
tRP  
tASW  
tWP  
NRD  
NWR  
tCRD  
tCWR  
tRDD  
tWDH  
tRDV  
tWDW  
tAA  
tRDH  
tAW  
tRDE  
D[15:0]  
NWR  
D[15:0]  
NRD  
Figure 5. Read Operation Timing Diagram  
Figure 6. Write Operation Timing Diagram  
WRITE OPERATION TIMING  
Parameter  
Description  
Min  
Max  
Unit  
tDW  
tDH  
tWP  
tASW  
tCWR  
tAW  
tWRA  
tWWR  
Data Setup Before NWR High  
Data Hold After NWR High  
NWR Pulsewidth  
A0–A13, NCS Setup Before NWR Low  
DSP_CLK High to NWR Low  
A0–A13, NCS Setup Before NWR Deasserted  
A0–A13, NCS Hold After NWR Deasserted  
NWR High to NRD or NWR Low  
10 + W  
6
12 + W  
2
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
3
17  
19 + W  
5
12  
NOTES  
W = wait state 
؋
 (DSP_CLK period).  
AD6439-2 accesses faster than 20 MHz (DSP_CLK); requires one wait state.  
REV. 0  
4–  

与AD6439-2BS相关器件

型号 品牌 描述 获取价格 数据表
AD6439BS ADI IC SPECIALTY TELECOM CIRCUIT, PQFP128, PLASTIC, MQFP-128, Telecom IC:Other

获取价格

AD644 ADI Dual High Speed, Implanted BiFET Op Amp

获取价格

AD644J ADI Dual High Speed, Implanted BiFET Op Amp

获取价格

AD644JCHIPS ADI 暂无描述

获取价格

AD644JH ADI Dual High Speed, Implanted BiFET Op Amp

获取价格

AD644JH ROCHESTER DUAL OP-AMP, 3500uV OFFSET-MAX, 2MHz BAND WIDTH, MBCY8, HERMETIC SEALED, METAL CAN, TO-99,

获取价格