AD626
ERROR
OUT
10k⍀
10k⍀
100
90
2k⍀
+V
S
10k⍀
INPUT
20V p–p
AD626
1k⍀
10
–V
S
0%
Figure 27. Settling Time Test Circuit
THEORY OF OPERATION
Figure 25. Settling Time. VS = +5 V, G = 10
The AD626 is a differential amplifier consisting of a precision
balanced attenuator, a very low drift preamplifier (A1), and an
output buffer amplifier (A2). It has been designed so that small
differential signals can be accurately amplified and filtered in the
presence of large common-mode voltages (VCM), without the
use of any other active components.
100
90
Figure 28 shows the main elements of the AD626. The signal
inputs at Pins 1 and 8 are first applied to dual resistive attenuators
R1 through R4 whose purpose is to reduce the peak common-
mode voltage at the input to the preamplifier—a feedback stage
based on the very low drift op amp A1. This allows the differen-
tial input voltage to be accurately amplified in the presence of
large common-mode voltages six times greater than that which
can be tolerated by the actual input to A1. As a result, the input
CMR extends to six times the quantity (VS – 1 V). The overall
common-mode error is minimized by precise laser-trimming of
R3 and R4, thus giving the AD626 a common-mode rejection
ratio (CMRR) of at least 10,000:1 (80 dB).
10
0%
Figure 26. Settling Time. VS = +5 V, G = 100
To minimize the effect of spurious RF signals at the inputs due
to rectification at the input to A1, small filter capacitors C1 and
C2 are included.
+V
S
FILTER
C1
5pF
AD626
R1
200k⍀
R12
100k⍀
+IN
–IN
A1
A2
OUT
R2
200k⍀
C2
5pF
R17
95k⍀
R3
41k⍀
R4
41k⍀
R15
10k⍀
R9
10k⍀
R5
4.2k⍀
R7
500⍀
R10
10k⍀
R13
10k⍀
R8
10k⍀
R14
555⍀
R11
10k⍀
R6
500⍀
GAIN = 100
–V
GND
S
Figure 28. Simplified Schematic
REV. C
–9–