5秒后页面跳转
AD5751ACPZ-REEL7 PDF预览

AD5751ACPZ-REEL7

更新时间: 2024-02-15 13:28:43
品牌 Logo 应用领域
亚德诺 - ADI 驱动接口集成电路
页数 文件大小 规格书
32页 609K
描述
Industrial I/V Output Driver, Single-Supply, 55 V Maximum Supply, Programmable Ranges

AD5751ACPZ-REEL7 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC32,.2SQ,20针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.64
内置保护:OVER CURRENT接口集成电路类型:BUFFER OR INVERTER BASED PERIPHERAL DRIVER
JESD-30 代码:S-XQCC-N32JESD-609代码:e3
长度:5 mm湿度敏感等级:1
功能数量:1端子数量:32
最高工作温度:105 °C最低工作温度:-40 °C
输出电流流向:SINK标称输出峰值电流:0.015 A
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC32,.2SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):225
电源:3/5,12/55 V认证状态:Not Qualified
座面最大高度:1 mm子类别:Peripheral Drivers
最大供电电压:5.5 V最小供电电压:2.7 V
标称供电电压:3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5 mmBase Number Matches:1

AD5751ACPZ-REEL7 数据手册

 浏览型号AD5751ACPZ-REEL7的Datasheet PDF文件第4页浏览型号AD5751ACPZ-REEL7的Datasheet PDF文件第5页浏览型号AD5751ACPZ-REEL7的Datasheet PDF文件第6页浏览型号AD5751ACPZ-REEL7的Datasheet PDF文件第8页浏览型号AD5751ACPZ-REEL7的Datasheet PDF文件第9页浏览型号AD5751ACPZ-REEL7的Datasheet PDF文件第10页 
Data Sheet  
AD5751  
TIMING CHARACTERISTICS  
AVDD = 12 V ( 10%) to 55 V (maximum), DVCC = 2.7 V to 5.5 V, GND = 0 V. VOUT: RLOAD = 2 kΩ (5 kΩ for 0 V to 40 V range),  
CL = 200 pF, IOUT: RLOAD = 300 Ω. All specifications TMIN to TMAX, unless otherwise noted.  
Table 3.  
Parameter1, 2  
Limit at TMIN, TMAX  
Unit  
Description  
t1  
t2  
t3  
t4  
20  
8
8
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
µs max  
ns min  
SCLK cycle time  
SCLK high time  
SCLK low time  
5
SYNC falling edge to SCLK falling edge setup time  
16th SCLK falling edge to SYNC rising edge (on 24th SCLK falling edge if using PEC)  
Minimum SYNC high time (write mode)  
Data setup time  
Data hold time  
CLEAR pulse low/high activation time  
Minimum SYNC high time (read mode)  
t5  
10  
5
t6  
t7  
t8  
t9, t10  
t11  
t12  
t13  
5
5
1.5  
5
40  
10  
ns max SCLK rising edge to SDO valid (SDO CL = 15 pF)  
ns min  
RESET pulse low time  
1 Guaranteed by characterization, but not production tested.  
2 All input signals are specified with tR = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.  
Timing Diagrams  
t1  
SCLK  
1
2
16  
t3  
t2  
t6  
t4  
t5  
SYNC  
t8  
t7  
D15  
SDIN  
CLEAR  
VOUT  
D0  
t10  
t9  
RESET  
t13  
Figure 2. Write Mode Timing Diagram  
Rev. D | Page 7 of 32  
 
 

与AD5751ACPZ-REEL7相关器件

型号 品牌 描述 获取价格 数据表
AD5751BCPZ ADI Industrial I/V Output Driver, Single Supply, 60v Compliance, Programmable Ranges

获取价格

AD5752 ADI Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs

获取价格

AD5752AREZ ADI Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs

获取价格

AD5752AREZ-REEL7 ADI Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs

获取价格

AD5752BREZ ADI Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs

获取价格

AD5752BREZ-REEL7 ADI Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs

获取价格