5秒后页面跳转
AD532SD/883B PDF预览

AD532SD/883B

更新时间: 2024-01-14 17:45:13
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
8页 182K
描述
Analog Multiplier/Divider

AD532SD/883B 技术参数

是否Rohs认证:不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.64
Is Samacsys:N模拟集成电路 - 其他类型:ANALOG MULTIPLIER OR DIVIDER
JESD-30 代码:R-XDIP-T14JESD-609代码:e0
标称负供电电压 (Vsup):-15 V端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC封装代码:DIP
封装等效代码:DIP14,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:+-15 V
认证状态:Not Qualified筛选级别:38535Q/M;38534H;883B
子类别:Analog Computational Functions最大供电电流 (Isup):12 mA
标称供电电压 (Vsup):15 V表面贴装:NO
技术:BIPOLAR温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
Base Number Matches:1

AD532SD/883B 数据手册

 浏览型号AD532SD/883B的Datasheet PDF文件第2页浏览型号AD532SD/883B的Datasheet PDF文件第3页浏览型号AD532SD/883B的Datasheet PDF文件第4页浏览型号AD532SD/883B的Datasheet PDF文件第5页浏览型号AD532SD/883B的Datasheet PDF文件第7页浏览型号AD532SD/883B的Datasheet PDF文件第8页 
AD532  
APPLICATIONS CONSIDERATIONS  
SQUARE  
The performance and ease of use of the AD532 is achieved  
through the laser trimming of thin-film resistors deposited  
directly on the monolithic chip. This trimming-on-the-chip  
technique provides a number of significant advantages in terms  
of cost, reliability and flexibility over conventional in-package  
trimming of off-the-chip resistors mounted or deposited on a  
hybrid substrate.  
X
Z
1
2
X
V
AD532  
V
OUT  
OUT  
Y
Y
1
2
V
IN  
10V  
+V  
+V  
V  
S
2
S
OS  
V
=
OUT  
(OPTIONAL)  
V
IN  
20kꢂ  
First and foremost, trimming on the chip eliminates the need for  
a hybrid substrate and the additional bonding wires that are  
required between the resistors and the multiplier chip. By trim-  
ming more appropriate resistors on the AD532 chip itself, the  
second input terminals that were once committed to external  
trimming networks have been freed to allow fully differential  
operation at both the X and Y inputs. Further, the requirement  
for an input attenuator to adjust the gain at the Y input has been  
eliminated, letting the user take full advantage of the high input  
impedance properties of the input differential amplifiers. Thus, the  
AD532 offers greater flexibility for both algebraic computation and  
transducer instrumentation applications.  
V  
S
S
Figure 12. Squarer Connection  
The squaring circuit in Figure 12 is a simple variation of the  
multiplier. The differential input capability of the AD532, how-  
ever, can be used to obtain a positive or negative output response  
to the input . . . a useful feature for control applications, as it  
might eliminate the need for an additional inverter somewhere else.  
DIVISION  
Z
X
10VZ  
X
V
=
OUT  
Z
X
1
2
X
V
AD532  
OUT  
OUT  
Finally, provision for fine trimming the output voltage offset has  
been included. This connection is optional, however, as the  
AD532 has been factory-trimmed for total performance as  
described in the listed specifications.  
Y
Y
1
+V  
V  
S
2
S
1kꢂ  
(SF)  
47kꢂ  
2.2kꢂ  
10kꢂ  
20kꢂ  
(X )  
REPLACING OTHER IC MULTIPLIERS  
0
+V  
V  
S
S
Existing designs using IC multipliers that require external  
trimming networks can be simplified using the pin-for-pin  
replaceability of the AD532 by merely grounding the X2, Y2 and  
VOS terminals. (The VOS terminal should always be grounded  
when unused.)  
Figure 13. Divider Connection  
The AD532 can be configured as a two-quadrant divider by  
connecting the multiplier cell in the feedback loop of the op  
amp and using the Z terminal as a signal input, as shown in  
Figure 13. It should be noted, however, that the output error is  
given approximately by 10 V m/(X1 X2), where m is the total  
error specification for the multiply mode; and bandwidth by  
fm × (X1 X2)/10 V, where fm is the bandwidth of the multiplier.  
Further, to avoid positive feedback, the X input is restricted to  
negative values. Thus for single-ended negative inputs (0 V to  
10 V), connect the input to X and the offset null to X2; for  
single-ended positive inputs (0 V to +10 V), connect the input  
to X2 and the offset null to X1. For optimum performance, gain  
(S.F.) and offset (X0) adjustments are recommended as shown  
and explained in Table I.  
APPLICATIONS  
MULTIPLICATION  
Z
X
X
1
2
V
AD532  
OUT  
OUT  
Y
1
2
V
Y
OS  
(X X ) (Y Y )  
1
2
10V  
1
2
V
=
OUT  
(OPTIONAL)  
20kꢂ  
+V  
V  
S
S
Figure 11. Multiplier Connection  
For practical reasons, the useful range in denominator input is  
approximately 500 mV |(X1 X2)| 10 V. The voltage offset  
adjust (VOS), if used, is trimmed with Z at zero and (X1 X2) at  
full scale.  
For operation as a multiplier, the AD532 should be connected  
as shown in Figure 11. The inputs can be fed differentially to  
the X and Y inputs, or single-ended by simply grounding the  
unused input. Connect the inputs according to the desired  
polarity in the output. The Z terminal is tied to the output to  
close the feedback loop around the op amp (see Figure 1). The  
offset adjust VOS is optional and is adjusted when both inputs are  
zero volts to obtain zero out, or to buck out other system offsets.  
Table I. Adjust Procedure (Divider or Square Rooter)  
DIVIDER  
SQUARE ROOTER  
Adjust  
Adjust  
for:  
With:  
With:  
for:  
Adjust  
X
Z
VOUT  
Z
VOUT  
10 V  
1 V  
Scale Factor 10 V +10 V 10 V  
X0 (Offset)  
+10 V  
+0.1 V  
1 V  
+0.1 V 1 V  
Repeat if required.  
REV. C  
–6–  

与AD532SD/883B相关器件

型号 品牌 描述 获取价格 数据表
AD532SD883B ADI Internally Trimmed Integrated Circuit Multiplier

获取价格

AD532SD883C ADI IC ANALOG MULTIPLIER OR DIVIDER, CDIP14, SIDE BRAZED, CERAMIC,DIP-14, Analog Computational

获取价格

AD532SE ADI Internally Trimmed Integrated Circuit Multiplier

获取价格

AD532SE/883 ADI IC ANALOG MULTIPLIER OR DIVIDER, CQCC20, CERAMIC, LCC-20, Analog Computational Function

获取价格

AD532SE/883B ETC Analog Multiplier/Divider

获取价格

AD532SE883B ADI Internally Trimmed Integrated Circuit Multiplier

获取价格