Datasheet > AD5320BRTZ-REEL71

AD5320BRTZ-REEL71

更新时间： 2022-04-12 00:26:18

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
20页	410K
描述
2.7 V to 5.5 V, 140 Î¼A, Rail-to-Rail Output 12-Bit DAC in an SOT-23

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD5320BRTZ-REEL71 数据手册

浏览型号AD5320BRTZ-REEL71的Datasheet PDF文件第1页

浏览型号AD5320BRTZ-REEL71的Datasheet PDF文件第2页

浏览型号AD5320BRTZ-REEL71的Datasheet PDF文件第3页

浏览型号AD5320BRTZ-REEL71的Datasheet PDF文件第5页

浏览型号AD5320BRTZ-REEL71的Datasheet PDF文件第6页

AD5320

TIMING CHARACTERISTICS

V_DD= 2.7 V to 5.5 V, all specifications T_MINto T_MAX, unless otherwise noted.

Table 2.

Limit at T_MIN, T_MAX

Parameter^{1, 2}

V_DD= 2.7 V to 3.6 V

V_DD= 3.6 V to 5.5 V

Unit

Description

t₁

22.5

ns min

SCLK cycle time

SCLK high time

SCLK low time

SYNC to SCLK rising edge setup time

Data setup time

Data hold time

SCLK falling edge to SYNC rising edge

Minimum SYNC high time

t₂

t₃

t₄

t₅

t₆

t₇

t₈

4.5

¹All input signals are specified with tr = tf = 5 ns (10% to 90% of V_DD) and timed from a voltage level of (V_IL+ V_IH)/2.

²See Figure 2.

³Maximum SCLK frequency is 30 MHz at V_DD= 3.6 V to 5.5 V and 20 MHz at V_DD= 2.7 V to 3.6 V.

t₁

SCLK

t₂

t₄

t₃

t₇

t₈

SYNC

DIN

t₆

t₅

DB15

DB0

Figure 2. Serial Write Operation

Rev. C | Page 4 of 20

1 2 345 6 7...20

下载PDF

与AD5320BRTZ-REEL71相关器件

型号	品牌	描述	获取价格	数据表
AD5321	ADI	+2.5 V to +5.5 V, 120 uA, 2-Wire Interface, Voltage Output 8-/10-/12-Bit DACs	获取价格
AD5321(RM-8)	ADI	IC SERIAL INPUT LOADING, 8 us SETTLING TIME, 12-BIT DAC, PDSO8, MICRO, SOIC-8, Digital to	获取价格
AD5321(RT-6)	ADI	IC SERIAL INPUT LOADING, 10 us SETTLING TIME, 12-BIT DAC, PDSO6, SOT-23, 6 PIN, Digital to	获取价格
AD5321*	ADI	+2.5 V to +5.5 V. 120 uA. 2-Wire Interface. Voltage Output 8-/10-/12-Bit DACs	获取价格
AD5321BRM	ADI	+2.5 V to +5.5 V, 120 uA, 2-Wire Interface, Voltage Output 8-/10-/12-Bit DACs	获取价格
AD5321BRM-REEL	ADI	2.5 V to 5.5 V, 120 Î¼A, 2-Wire Interface, Vo	获取价格