5秒后页面跳转
AD5304BRM PDF预览

AD5304BRM

更新时间: 2024-01-13 10:23:29
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
15页 227K
描述
2.5 V to 5.5 V, 500 uA, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead microSOIC

AD5304BRM 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP10,.19,20针数:10
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.6
最大模拟输出电压:5.499 V最小模拟输出电压:0.001 V
转换器类型:D/A CONVERTER输入位码:BINARY
输入格式:SERIALJESD-30 代码:S-PDSO-G10
JESD-609代码:e3长度:3 mm
最大线性误差 (EL):0.2441%湿度敏感等级:1
位数:8功能数量:1
端子数量:10最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP10,.19,20
封装形状:SQUARE封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3/5 V
认证状态:Not Qualified座面最大高度:1.1 mm
最大稳定时间:8 µs标称安定时间 (tstl):6 µs
子类别:Other Converters最大压摆率:0.9 mA
标称供电电压:3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3 mm
Base Number Matches:1

AD5304BRM 数据手册

 浏览型号AD5304BRM的Datasheet PDF文件第2页浏览型号AD5304BRM的Datasheet PDF文件第3页浏览型号AD5304BRM的Datasheet PDF文件第4页浏览型号AD5304BRM的Datasheet PDF文件第6页浏览型号AD5304BRM的Datasheet PDF文件第7页浏览型号AD5304BRM的Datasheet PDF文件第8页 
AD5304/AD5314/AD5324  
TERMINOLOGY  
DIGITAL CROSSTALK  
RELATIVE ACCURACY  
This is the glitch impulse transferred to the output of one DAC  
at midscale in response to a full-scale code change (all 0s to all  
1s and vice versa) in the input register of another DAC. It is  
expressed in nV-secs.  
For the DAC, relative accuracy or integral nonlinearity (INL) is  
a measure of the maximum deviation, in LSBs, from a straight  
line passing through the endpoints of the DAC transfer function.  
Typical INL versus Code plots can be seen in Figures 4, 5, and 6.  
DAC-TO-DAC CROSSTALK  
DIFFERENTIAL NONLINEARITY  
This is the glitch impulse transferred to the output of one DAC  
due to a digital code change and subsequent output change of  
another DAC. This includes both digital and analog crosstalk. It  
is measured by loading one of the DACs with a full-scale code  
change (all 0s to all 1s and vice versa) with the LDAC bit set low  
and monitoring the output of another DAC. The energy of the  
glitch is expressed in nV-secs.  
Differential Nonlinearity (DNL) is the difference between the  
measured change and the ideal 1 LSB change between any two  
adjacent codes. A specified differential nonlinearity of 1 LSB  
maximum ensures monotonicity. This DAC is guaranteed mono-  
tonic by design. Typical DNL versus Code plots can be seen in  
Figures 7, 8, and 9.  
OFFSET ERROR  
MULTIPLYING BANDWIDTH  
This is a measure of the offset error of the DAC and the output  
amplifier. It is expressed as a percentage of the full-scale range.  
The amplifiers within the DAC have a finite bandwidth. The  
multiplying bandwidth is a measure of this. A sine wave on the  
reference (with full-scale code loaded to the DAC) appears on  
the output. The multiplying bandwidth is the frequency at which  
the output amplitude falls to 3 dB below the input.  
GAIN ERROR  
This is a measure of the span error of the DAC. It is the devia-  
tion in slope of the actual DAC transfer characteristic from the  
ideal expressed as a percentage of the full-scale range.  
TOTAL HARMONIC DISTORTION  
This is the difference between an ideal sine wave and its attenuated  
version using the DAC. The sine wave is used as the reference  
for the DAC and the THD is a measure of the harmonics present  
on the DAC output. It is measured in dBs.  
OFFSET ERROR DRIFT  
This is a measure of the change in offset error with changes in  
temperature. It is expressed in (ppm of full-scale range)/°C.  
GAIN ERROR  
PLUS  
GAIN ERROR DRIFT  
This is a measure of the change in gain error with changes in  
temperature. It is expressed in (ppm of full-scale range)/°C.  
OUTPUT  
VOLTAGE  
IDEAL  
OFFSET ERROR  
ACTUAL  
POWER-SUPPLY REJECTION RATIO (PSRR)  
This indicates how the output of the DAC is affected by changes  
in the supply voltage. PSRR is the ratio of the change in VOUT to  
a change in VDD for full-scale output of the DAC. It is measured  
in dBs. VREF is held at 2 V and VDD is varied 10%.  
NEGATIVE  
OFFSET  
ERROR  
DAC CODE  
DEADBAND CODES  
DC CROSSTALK  
AMPLIFIER  
FOOTROOM  
(1mV)  
This is the dc change in the output level of one DAC at midscale  
in response to a full-scale code change (all 0s to all 1s and vice  
versa) and output change of another DAC. It is expressed in µV.  
NEGATIVE  
OFFSET  
ERROR  
REFERENCE FEEDTHROUGH  
This is the ratio of the amplitude of the signal at the DAC  
output to the reference input when the DAC output is not being  
updated. It is expressed in dBs.  
Figure 2. Transfer Function with Negative Offset  
MAJOR-CODE TRANSITION GLITCH ENERGY  
Major-code transition glitch energy is the energy of the impulse  
injected into the analog output when the code in the DAC  
register changes state. It is normally specified as the area of the  
glitch in nV-secs and is measured when the digital code is changed  
by 1 LSB at the major carry transition (011 . . . 11 to 100 . . . 00  
or 100 . . . 00 to 011 . . . 11).  
GAIN ERROR  
PLUS  
OFFSET ERROR  
ACTUAL  
OUTPUT  
VOLTAGE  
IDEAL  
DIGITAL FEEDTHROUGH  
POSITIVE  
OFFSET  
Digital feedthrough is a measure of the impulse injected into the  
analog output of the DAC from the digital input pins of the device  
when the DAC output is not being written to (SYNC held high). It  
is specified in nV-secs and is measured with a worst-case change on  
the digital input pins, e.g., from all 0s to all 1s or vice versa.  
DAC CODE  
Figure 3. Transfer Function with Positive Offset  
REV. B  
–5–  

与AD5304BRM相关器件

型号 品牌 描述 获取价格 数据表
AD5304BRM-REEL ADI 2.5 V to 5.5 V, 500 μA, Quad Voltage Output

获取价格

AD5304BRM-REEL7 ADI 2.5 V to 5.5 V, 500 μA, Quad Voltage Output

获取价格

AD5304BRMZ ADI 2.5 V to 5.5 V, 500 μA, Quad Voltage Output

获取价格

AD5304BRMZ-REEL ADI 2.5 V to 5.5 V, 500 μA, Quad Voltage Output

获取价格

AD5304BRMZ-REEL7 ADI 2.5 V to 5.5 V, 500 μA, Quad Voltage Output

获取价格

AD5305 ADI 2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs

获取价格