AD5304/AD5314/AD5324
ABSOLUTE MAXIMUM RATINGS1, 2
(TA = 25°C unless otherwise noted)
PIN CONFIGURATION
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
Digital Input Voltage to GND . . . . . . . –0.3 V to VDD + 0.3 V
Reference Input Voltage to GND . . . . –0.3 V to VDD + 0.3 V
V
SYNC
SCLK
DIN
1
2
3
4
5
10
9
DD
AD5304/
AD5314/
AD5324
V
V
V
A
OUT
OUT
OUT
V
OUTA–D to GND . . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
B
C
8
Operating Temperature Range
GND
7
TOP VIEW
(Not to Scale)
Industrial (B Version) . . . . . . . . . . . . . . . –40°C to +105°C
Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C
Junction Temperature (TJ max) . . . . . . . . . . . . . . . . . . 150°C
10-Lead microSOIC Package
6
REFIN
V
D
OUT
Power Dissipation . . . . . . . . . . . . . . . . . . (TJ max – TA)/θJA
θ
JA Thermal Impedance . . . . . . . . . . . . . . . . . . . . 206°C/W
JC Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 44°C/W
θ
Reflow Soldering
Peak Temperature . . . . . . . . . . . . . . . . . . . . . 220 +5/–0°C
Time at Peak Temperature . . . . . . . . . . . . 10 sec to 40 sec
NOTES
1Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; and functional operation of
the device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
2Transient currents of up to 100 mA will not cause SCR latch-up.
PIN FUNCTION DESCRIPTIONS
Pin
No. Mnemonic Function
1
2
3
4
5
6
7
8
VDD
Power Supply Input. These parts can be operated from 2.5 V to 5.5 V and the supply should be decoupled to GND.
Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
Reference Input Pin for All Four DACs. It has an input range from 0.25 V to VDD.
Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
Ground Reference Point for All Circuitry on the Part.
V
V
V
OUTA
OUTB
OUTC
REFIN
OUTD
V
GND
DIN
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling edge of
the serial clock input. The DIN input buffer is powered down after each write cycle.
9
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data
can be transferred at clock speeds up to 30 MHz. The SCLK input buffer is powered down after each write cycle.
10
SYNC
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it
enables the input shift register and data is transferred in on the falling edges of the following 16 clocks. If SYNC is
taken high before the sixteenth falling edge of SCLK, the rising edge of SYNC acts as an interrupt and the
write sequence is ignored by the device.
ORDERING GUIDE
Temperature
Range
Package
Description
Package
Option
Branding
Information
Model
AD5304BRM
AD5314BRM
AD5324BRM
–40°C to +105°C
–40°C to +105°C
–40°C to +105°C
10-Lead microSOIC
10-Lead microSOIC
10-Lead microSOIC
RM-10
RM-10
RM-10
DBB
DCB
DDB
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD5304/AD5314/AD5324 features proprietary ESD protection circuitry, permanent damage
may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
REV. B
–4–