AD1868R-J

更新时间： 2024-01-10 03:27:31

品牌	Logo	应用领域
亚德诺 - ADI		转换器数模转换器光电二极管信息通信管理
页数	文件大小	规格书
12页	249K
描述
Single Supply Dual 18-Bit Audio DAC

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

AD1868R-J 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	SOIC
包装说明：	SOP,	针数：	16
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.74
最大模拟输出电压：	1 V	最小模拟输出电压：	-1 V
转换器类型：	D/A CONVERTER	输入位码：	BINARY
输入格式：	SERIAL	JESD-30 代码：	R-PDSO-G16
JESD-609代码：	e3	长度：	10.3 mm
湿度敏感等级：	1	位数：	18
功能数量：	2	端子数量：	16
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
峰值回流温度（摄氏度）：	260	认证状态：	Not Qualified
座面最大高度：	2.65 mm	最大压摆率：	14 mA
标称供电电压：	5 V	表面贴装：	YES
技术：	BICMOS	温度等级：	COMMERCIAL
端子面层：	Matte Tin (Sn)	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	40	宽度：	7.5 mm
Base Number Matches：	1

AD1868R-J 数据手册

AD1868

Figure 1 illustrates the typical T HD+N versus frequency perfor-

mance of the AD1868. It is evident that the T HD+N perfor-

mance of the AD1868 remains stable at all three levels through

a wide range of frequencies. A load impedance of at least 2 kΩ is

recommended for best T HD+N performance.

AD1868

Analog Devices tests and grades all AD1868s on the basis of

T HD+N performance. During the distortion test, a high speed

digital pattern generator transmits digital data to each channel

of the device under test. Eighteen-bit data is latched into the

DAC at 352.8 kHz (8× F_S). T he test waveform is a 990.5 Hz

sine wave with 0 dB, –20 dB, and –60 dB amplitudes. A 4096-

point FFT calculates total harmonic distortion + noise,

signal-to-noise ratio, and D-range. No deglitchers or external

adjustments are used.

NRL

AGND

NRR

DGND

D IGITAL CIRCUIT CO NSID ERATIO NS

INP UT D ATA

Figure 8b. Circuitry Using Voltage Biases

T he AD1868 eliminates the need for “False Ground” circuitry.

V_BR and V_BL generate the required bias voltages previously

generated by the “False Ground.” As shown in Figure 8b, V_BR

and V_BL may be used as the reference point in each output

channel. T his permits a dc-coupled output signal path. T his

eliminates ac-coupling capacitors and improves low frequency

performance. It should be noted that these bias outputs have

relatively high output impedance and will not drive output

currents larger than 100 µA without degrading the specified

performance.

T he AD1868 digital input port employs five signals: Data Left

(DL), Data Right (DR), Latch Left (LL), Latch Right (LR) and

Clock (CLK). DL and DR are the serial inputs for the left and

right DACs, respectively. Input data bits are clocked into the in-

put register on the rising edge of CLK. T he falling edges of LL

and LR cause the last 18 bits which were clocked into the serial

registers to be shifted into the DACs, thereby updating the re-

spective DAC outputs. For systems using only a single latch sig-

nal, LL and LR may be connected together. For systems using

only one DAT A signal, DR and DL may be connected together.

Data is transmitted to the AD1868 in a bit stream composed of

18-bit words with a serial, twos complement, MSB first format.

Left and right channels share the Clock (CLK) signal.

D ISTO RTIO N P ERFO RMANCE AND TESTING

T he T HD+N figure of an audio DAC represents the amount of

undesirable signal produced during reconstruction and playback

of an audio waveform. T herefore, the T HD+N specification

provides a direct method to classify and choose an audio DAC

for a desired level of performance.

Figure 9 illustrates the general signal requirements for data

transfer for the AD1868.

CLK

MSB

LSB

Figure 9. Control Signals

REV. A

–6–

1...3 4 567 8 9...12

下载PDF

与AD1868R-J相关器件

型号	品牌	描述	获取价格	数据表
AD1868R-J-REEL	ADI	IC DUAL, SERIAL INPUT LOADING, 18-BIT DAC, PDSO16, PLASTIC, SOIC-16, Digital to Analog Con	获取价格
AD1868RZ	ADI	IC DUAL, SERIAL INPUT LOADING, 18-BIT DAC, PDSO16, PLASTIC, SOIC-16, Digital to Analog Con	获取价格
AD1868RZJ	ADI	IC DUAL, SERIAL INPUT LOADING, 18-BIT DAC, PDSO16, PLASTIC, SOIC-16, Digital to Analog Con	获取价格
AD1870	ADI	Single-Supply 16-Bit Stereo ADC	获取价格
AD1870_02	ADI	Single-Supply 16-Bit Stereo ADC	获取价格
AD1870AR	ADI	Single-Supply 16-Bit Stereo ADC	获取价格

与AD1868R-J相关文章

STM32F030C6芯片介绍：主要参数分析、引脚配置说明、功耗及封装
2024-05-11

10
PCF8591数据手册解读：参数、引脚说明
2024-05-11

16
一文带你了解ss8050参数、引脚配置、应用指南
2024-05-11

7
深入解析AD7606高性能多通道模数转换器：资料手册参数分析
2024-05-10

10

产品中心

服务支持

精选活动

关于我们

帮助中心

AD1868R-J

AD1868R-J 技术参数

AD1868R-J 数据手册

与AD1868R-J相关器件

与AD1868R-J相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD1868R-J

AD1868R-J 技术参数

AD1868R-J 数据手册

与AD1868R-J相关器件

与AD1868R-J相关文章

您还可以找

您在本页遇到什么问题？