5秒后页面跳转
AD1854JRSZRL PDF预览

AD1854JRSZRL

更新时间: 2024-01-16 17:13:35
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
12页 381K
描述
Stereo, 96 kHz, Multibit Sigma-Delta DAC

AD1854JRSZRL 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:End Of Life零件包装代码:SSOP
包装说明:SSOP-28针数:28
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.57
最大模拟输出电压:2.8 V最小模拟输出电压:-2.8 V
转换器类型:D/A CONVERTER输入位码:2'S COMPLEMENT
输入格式:SERIALJESD-30 代码:R-PDSO-G28
JESD-609代码:e0长度:10.2 mm
湿度敏感等级:1位数:24
功能数量:2端子数量:28
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP28,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):240
电源:5 V认证状态:Not Qualified
座面最大高度:2 mm子类别:Other Converters
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:5.3 mm
Base Number Matches:1

AD1854JRSZRL 数据手册

 浏览型号AD1854JRSZRL的Datasheet PDF文件第6页浏览型号AD1854JRSZRL的Datasheet PDF文件第7页浏览型号AD1854JRSZRL的Datasheet PDF文件第8页浏览型号AD1854JRSZRL的Datasheet PDF文件第10页浏览型号AD1854JRSZRL的Datasheet PDF文件第11页浏览型号AD1854JRSZRL的Datasheet PDF文件第12页 
AD1854  
Timing Diagrams  
minimum setup time is tDDS and the minimum serial data hold  
The serial data port timing is shown in Figures 9 and 10. The  
minimum bit clock HI pulsewidth is tDBH and the minimum bit  
clock LO pulsewidth is tDBL. The minimum bit clock period is  
tDBP. The left/right clock minimum setup time is tDLS and the  
left/right clock minimum hold time is tDLH. The serial data  
time is tDDH  
.
The power-down/reset timing is shown in Figure 11. The mini-  
mum reset LO pulse width is tPDRP (four MCLK periods) to  
accomplish a successful AD1854 reset operation.  
tDBH  
tDBP  
BCLK  
tDBL  
tDLS  
L/RCLK  
tDDS  
SDATA  
LEFT-JUSTIFIED  
MODE  
MSB  
tDDH  
MSB-1  
tDDS  
MSB  
tDDH  
SDATA  
2
I S-JUSTIFIED  
MODE  
tDDS  
LSB  
tDDH  
tDDS  
MSB  
tDDH  
SDATA  
RIGHT-JUSTIFIED  
MODE  
Figure 9. Serial Data Port Timing  
tDBH  
tDBP  
BCLK  
tDBL  
tDLS  
tDLH  
L/RCLK  
tDDS  
MSB  
tDDH  
SDATA  
LEFT-JUSTIFIED  
DSP SERIAL  
MSB-1  
PORT STYLE MODE  
Figure 10. Serial Data Port TimingDSP Serial Port Style Mode  
tDMH  
tDMP  
MCLK  
tDML  
PD/RST  
tPDRP  
Figure 11. Power-Down/Reset Timing  
REV. A  
9–  

与AD1854JRSZRL相关器件

型号 品牌 描述 获取价格 数据表
AD1854KRS ADI Stereo, 96 kHz, Multibit DAC

获取价格

AD1854KRSRL ADI Stereo, 96 kHz, Multibit DAC

获取价格

AD1855 ADI Stereo, 96 kHz, Multibit DAC

获取价格

AD1855* ADI Stereo. 96 kHz. Multibit ## DAC

获取价格

AD1855JRS ADI Stereo, 96 kHz, Multibit DAC

获取价格

AD1855JRSRL ADI Stereo, 96 kHz, Multibit DAC

获取价格