5秒后页面跳转
ACD2206 PDF预览

ACD2206

更新时间: 2022-11-25 10:40:39
品牌 Logo 应用领域
ANADIGICS 电视有线电视
页数 文件大小 规格书
20页 459K
描述
CATV/TV/VIDEO DOWNCONVERTER WITH DUAL SYNTHESIZER

ACD2206 数据手册

 浏览型号ACD2206的Datasheet PDF文件第5页浏览型号ACD2206的Datasheet PDF文件第6页浏览型号ACD2206的Datasheet PDF文件第7页浏览型号ACD2206的Datasheet PDF文件第9页浏览型号ACD2206的Datasheet PDF文件第10页浏览型号ACD2206的Datasheet PDF文件第11页 
ACD2206  
LOGIC PROGRAMMING  
Synthesizer Register Programming  
The ACD2206 includes two PLL synthesizers. Each  
synthesizer contains programmable Reference and  
Main dividers, which allow a wide range of local  
oscillator frequencies. The 22-bit registers that control  
the dividers are programmed via a shared three-wire  
bus, consisting of Data, Clock and Enable lines.  
Table 7: Register Select Bits  
SELECT  
BITS  
DESTINATION REGISTER FOR  
SERIAL DATA  
S
2
S
1
0
1
0
1
The data word for each register is entered serially  
in order with the most significant bit (MSB) first and  
the least significant bit (LSB) last. The rising edge  
of the Clock pulse shifts each data value into the  
register. The Enable line must be low for the duration  
of the data entry, then set high to latch the data into  
the register. (See Figure 4.)  
0
0
1
1
Reference Divider Register for PLL2  
Main Divider Register for PLL2  
Reference Divider Register for PLL1  
Main Divider Register for PLL1  
Reference Divider Programming  
Register Select Bits  
The reference divider register for each synthesizer  
consists of fifteen divider bits, five program mode  
bits and the two register select bits, as shown in  
Table 8. The fifteen divider bits allow a divide ratio  
from 3 to 32767, inclusive, as shown in Table 9.  
The two least significant bits of each register are  
register select bits that determine which register is  
programmed during a particular data entry cycle.  
Table 7 indicates the register select bit settings used  
to program each of the available registers.  
Table 8: Reference Divider Registers  
22 21 20 19 18 17 16 15 14 13 12 11 10  
Program Mode Reference Divider Divide Ratio, R  
MSB  
LSB  
9
8
7
6
5
4
3
2
1
Select  
D
5
D
4
D
3
D
2
D
1
R
R
R
R
R
R
R
9
R
8
R
7
R
6
R
5
R
4
R
3
R
2
R
1
S
2
S
1
15 14 13 12 11 10  
Table 9: Reference Divider R Counter Bits  
DIVIDE  
RATIO R  
R
R
R
R
R
R
R
9
R
8
R
7
R
6
R
5
R
4
R
R
2
R
15 14 13 12 11 10  
3
0
1
-
1
1
0
-
3
0
0
-
0
0
-
0
0
-
0
0
-
0
0
-
0
0
-
0
0
-
0
0
-
0
0
-
0
0
-
0
0
-
0
0
-
1
0
-
4
-
32767  
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Notes:  
Divide ratios less than 3 are prohibited.  
PRELIMINARY DATA SHEET - Rev 1.0  
8
10/2003  

与ACD2206相关器件

型号 品牌 描述 获取价格 数据表
ACD300 ETC Optoelectronic

获取价格

ACD400 ETC Optoelectronic

获取价格

ACD-45 MITSUBISHI RESISTOR, TEMPERATURE DEPENDENT, NTC, 5000ohm, THROUGH HOLE MOUNT

获取价格

ACD-515D AAEON 15.6” WXGA Infotainment Multi-Touch Display

获取价格

ACD-515DHTT-A2-1010 AAEON 15.6” WXGA Infotainment Multi-Touch Display

获取价格

ACD-515R AAEON 15.6” WXGA Infotainment Touch Display With

获取价格