Multi-Output Regulator with Buck or Buck-Boost Pre-Regulator,
4× LDO Outputs, Watchdog, 4× Gate Drivers, and SPI
A81407
Terminal List Table
Number
Name
VCP
Function
Charge pump reservoir capacitor connection, for phase disconnects
Charge pump reservoir capacitor connection, for buck/boost regulator
Input voltage pin
VCP
VCP2
VIN
1
2
3
4
5
6
7
8
9
38 CP2C2
37 CP2C1
36 LX
1
2
3
4
5
6
7
8
VCP2
VIN
GND
VCC
ENB
Ground
GND
VCC
ENB
POE
NPOR
FFn
35 CP1
Internal voltage regulator bypass capacitor pin
Logic enable input from a microcontroller or DSP
Gate drive enable, latches low to put the system into a safe state
34 CP2
33 PGND
32 LG
POE
NPOR
Active-low, open-drain VUC fault detection output. Using SPI
programming, Watchdog (WD) fault and/or V5A can be added to the
NPOR logic.
31 VREG
30 VUC
29 V5A
9
FFn
ENBAT
GVBB
SVBB
GW
Fault Flag to the microcontroller, open-drain, active low
Ignition enable input from the key/switch via a series resistor
Battery line MOSFET gate drive
ENBAT 10
GVBB
PAD
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
–
28 WD_Fn
27 COMP
26 AMUXO
25 WDIN
24 MOSI
23 MISO
22 CS
11
SVBB 12
GW 13
Battery line MOSFET source reference
W phase MOSFET gate drive
SW
14
SW
W phase MOSFET source reference
GV 15
SV 16
GV
V phase MOSFET gate drive
SV
V phase MOSFET source reference
GU 17
SU 18
GU
U phase MOSFET gate drive
21 SCK
SU
U phase MOSFET source reference
V5P2 19
20 V5P1
V5P2
V5P1
SCK
CS
5 V protected regulator output
5 V protected regulator output
Package LV, 38-Pin eTSSOP
Pinout Diagram
SPI clock input from the microcontroller
SPI Chip Select input from the microcontroller
SPI data output to the microcontroller (Master Input, Slave Output)
SPI data input from the microcontroller (Master Output, Slave Input)
Watchdog refresh input from a microcontroller or DSP
MISO
MOSI
WDIN
AMUXO Analog Multiplexer output
COMP
WD_Fn
V5A
Error amplifier compensation network pin for the buck/boost pre-regulator
Open-drain, WD fault output. Latches low if a WD fault is detected.
5 V regulator output
VUC
3.3 V regulator output (or 5V for A81407-1)
Voltage feedback input of the pre-regulator and input to the LDOs
Boost gate drive output for the buck/boost pre-regulator
Power ground
VREG
LG
PGND
CP2
Charge pump capacitor connection
CP1
Charge pump capacitor connection
LX
Switching node for the buck/boost pre-regulator
Charge pump capacitor connection
CP2C1
CP2C2
PAD
Charge pump capacitor connection
Exposed thermal pad
6
Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com