6277
8-BIT SERIAL-INPUT,
CONSTANT-CURRENT
LATCHED LED DRIVER
TERMINAL DESCRIPTION
Terminal No.
Terminal Name
LOGIC GROUND
SERIAL DATA IN
CLOCK
Function
1
2
3
4
5
Reference terminal for control logic.
Serial-data input to the shift-register.
Clock input terminal for data shift on rising edge.
LATCH ENABLE
Data strobe input terminal; serial data is latched with high-level input.
HIGH/LOW
(CURRENT)
Logic low for 100% of programmed current level;
logic high for 50% of programmed current level.
6
7-14
15
POWER GROUND
OUT0-7
Ground.
The eight current-sinking output terminals.
Ground.
POWER GROUND
OUTPUT ENABLE
16
When (active) low, the output drivers are enabled; when high, all output
drivers are turned OFF (blanked).
17
18
SERIAL OUT2
SERIAL OUT1
CMOS serial-data output (on clock falling edge).
CMOS serial-data output (on clock rising edge)
to the following shift-registers.
19
20
REXT
An external resistor at this terminal establishes the output current for all sink
drivers.
LOGIC SUPPLY
(VDD) The logic supply voltage. Typically 5 V.
The products described here are manufactured under one or more
U.S. patents or U.S. patents pending.
Allegro MicroSystems, Inc. reserves the right to make, from time to
time, such departures from the detail specifications as may be
required to permit improvements in the performance, reliability, or
manufacturability of its products. Before placing an order, the user is
cautioned to verify that the information being relied upon is current.
Allegro products are not authorized for use as critical components
in life-support devices or systems without express written approval.
The information included herein is believed to be accurate and
reliable. However, Allegro MicroSystems, Inc. assumes no responsi-
bility for its use; nor for any infringement of patents or other rights of
third parties which may result from its use.
www.allegromicro.com
9